INVECAS, Inc. and Avery Design Systems Collaborate on LPDDR4/3 PHY, VIP Solutions
TEWKSBURY, MA. -- September 29, 2017 – Avery Design Systems Inc., a leader in verification IP, today announced its collaboration with INVECAS, Inc. to facilitate interoperability of DDR-Xactor VIP and perform extended compliance validation using Avery DFI-PHY compliance test-suite.
“We are pleased to collaborate with Avery Design VIP Partner to support the validation of our multi-standard DRAM interfaces for LPDDR3/4 PHY IP using Avery test-bench and compliance tests on behalf of our mutual customers,” said Mr. Dasaradha Gude, Chief Executive Officer of INVECAS, Inc. “Pre-qualification with memory controller and VIP partners has enhanced the quality of our IP as a complete solution to JEDEC standards, which is important for customers seeking the proven, interoperable solutions.”
Avery supports DDR5/4/3, LPDDR4/3, L/R/NV/DIMM, RCD/DB, HBM, DFI-PHY, HMC, ONFI/Toggle Flash models and compliance test-suites supporting memory controller, PHY, and L/R/NV/DIMM and chipset developers.
“Avery offers semiconductor companies and IP vendors an extensive memory VIP portfolio including highly differentiated solutions for DDR4 PHY and L/R/NV/RDIMM verification”, said Mr. Chilai Huang, President of Avery Design Systems. Key features also include
- System performance metrics analyze memory bus utilization and characterize performance bottlenecks
- Passive monitor generates protocol analyzer tracker and applies 100s of protocol and timing compliance checks
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for automatic property and coverage generation, low power retention register synthesis, and RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, HMC, ONFI/Toggle, NVM Express, SCSI Express, SATA Express, eMMC, SD/SDIO, and CAN FD standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
About INVECAS, Inc.
INVECAS (www.invecas.com) is a leading provider of silicon proven IP Solutions and ASIC Design Solutions optimized for Advanced process technologies as well as Embedded Software and System-level Solutions. INVECAS is a one-stop-destination for EDMs working on diverse market segments, which include IoT, Automotive, Bio-medical, Hand-held Devices and Compute, among others. INVECAS also offers a wide array of in-house solutions such as Validation, Package Design, Verification, Prototyping and Embedded Software, to name a few. For more information, visit https://www.invecas.com
|
Search Verification IP
Avery Design Systems Hot Verification IP
Related News
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Avery Design Announces CXL 2.0 VIP
- Avery Design Introduces CXL VIP
- Metrics Partners with Avery to Expand Cloud Verification with Robust VIP Portfolio
- Avery Design Systems Unveils DDR5 VIP Solution Targeting DDR5 Design Ecosystem
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |