NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Synopsys Delivers Industry's First USB 3.2 Verification IP and Test Suite for Higher Performance USB Designs
Native SystemVerilog USB VIP Features Built-in Coverage, Verification Plan, Protocol-Aware Debug and Source Code Test Suites
MOUNTAIN VIEW, Calif., Oct. 5, 2017 -- Synopsys, Inc. (NASDAQ: SNPS) today announced the availability of the industry's first verification IP (VIP) and UVM source code test suite to support the latest USB 3.2 specification. USB 3.2 enables new hosts and devices with USB Type-C™ to be designed as multi-lane solutions, allowing for up to two lanes of 5 Gbps or two lanes of 10 Gbps operation, doubling the data rate over the existing USB Type-C cables. It also supports re-timer enhancements.
"The USB 3.2 specification is an incremental update that defines multi-lane operation for new USB 3.2 hosts and devices with continued use of existing SuperSpeed USB physical layer data rates and encoding techniques," said Jeff Ravencraft, USB-IF president and COO. "Being first in industry, Synopsys VIP for USB 3.2 strengthens the ecosystem and facilitates early adoption and fast development of higher-performance USB designs."
Synopsys VC VIP for USB is based on native SystemVerilog/UVM architecture and features built-in comprehensive coverage, verification plan, extensive protocol checks and integration with Synopsys Verdi® protocol-aware debug for ease of use and increased productivity. Synopsys VIP includes an extensive and customizable set of frame generation, error injection capabilities and comprehensive exception list to generate negative scenarios. In addition, UVM source code test suites are also available to verify features with minimal effort and jumpstart testing of USB designs.
"We continue to collaborate with standard organizations to develop controller, PHY, Verification IP and test suites for the latest protocols and specifications," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "By delivering USB VIP and test suites, including early support for the latest USB 3.2 standard, Synopsys enables designers to efficiently design the latest USB devices and subsystems and accelerate verification closure."
Availability
Synopsys VC VIP for USB 3.2 and source code test suites are available today to early access customers. Contact Synopsys for more information regarding the DesignWare USB 3.2 controller and PHY IP solution.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
- Synopsys' Verification IP for DDR4 3DS Enables DRAM Designs with Higher Density and Performance at Reduced Power
- Synopsys Delivers Verification IP and Test Suite for ARM AMBA 5 CHI Issue B Specification
- Novatek Adopts Synopsys' Industry-First HDMI 2.1 with HDCP 2.2 Verification IP and Test Suite
- Synopsys Delivers Industry's First Verification IP for USB Power Delivery 3.0
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |