M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
M31 Technology and Corigine have launched the world's first USB-IF certified 28 nm Superspeed+ USB 3.1 Gen 2 IP Solution
Enables Deployment of Millions of Electronic Devices with Fastest USB Speed
Hsinchu, Taiwan, October 19, 2017 —M31 Technology Corporation, a global Silicon Intellectual Property (IP) boutique, today announced that Corigine’s USB 3.1 Gen 2 PC host and device controller intellectual property (IP) with M31 28nm PHY is certified by the USB Implementers Forum (USB-IF) and compliant with USB SuperSpeed+, the fastest USB speed standard.
USB SuperSpeed+, also known as USB 3.1 Gen 2, doubles the uppermost USB transfer speed to 10 gigabits per second. “At this speed, it is possible to take advantage of the performance of the latest generation of SSD drives and unleash smartphone and video applications that depend on high-speed data transfers,” remarks Mike Demler, senior analyst at The Linley Group. With this USB-IF certification, Corigine’s IP will enable deployment of millions of devices that need the fastest USB speed.
“M31 is pleased to offer the 3.1 Gen 2 PHY in various process nodes including 28nm, 12nm and 7nm,” adds Scott Chang, M31’s vice president. “M31 is delighted to have USB-IF certification along with Corigine’s USB Gen 2 controllers and pleased to offer the 3.1 Gen 2 PHY in 28nm as part of Corigine’s complete and highly competitive offering.”
“Corigine’s comprehensive USB-IF certified IP solution offers a differentiated memory-efficient, power- and cost-sensitive architecture at the fastest USB speed,” says Sheng Lu, president of Corigine. “This certification creates a highly competitive alternative to what’s currently available for designers to incorporate the highest-performance USB functionality, providing them with greater product design flexibility.”
Corigine used its USB 3.1 Gen 1 IP experience to deliver a compact USB 3.1 Gen 2 IP core with a reduced power, memory-efficient and configurable design. A complete development environment from Corigine includes the PC host and device controllers, verification IP, IP subsystems, IP prototyping and software development kits, enabling shorter design cycles for customers.
M31 Technology USB 3.1 PHY IP is extremely popular and well received by their existing customers for maturity, quality, compact size and support ranging from most popular to most advanced nodes. M31 Technology believes in first time silicon success and offers complete and high quality solutions to their customers.
Media contact: Shirley Hsu +886 3 5601866 ext. 123 shirley@m31tech.com
ABOUT M31 TECHNOLOGY
M31 Technology Corporation is a professional silicon intellectual property (IP) provider. The company was founded in July, 2011 with its headquarters in Hsinchu, Taiwan. M31’s strength is in R&D and customer service. With substantial experiences in IP development, IC design and electronic design automation fields, M31 focuses on providing high-speed interface IP, memory compilers and standard cell library solutions. For more information please visit www.m31tech.com
ABOUT Corigine
Corigine, Inc. is a fabless semiconductor and IP company headquartered in Santa Clara, Calif., with design centers in Hong Kong, Nanjing and Shanghai, China. Corigine delivers intellectual property (IP) solutions for high-speed I/O as well as semiconductor products for connectivity, storage and machine learning applications targeted at cloud, automotive and smart city markets. Corigine’s seasoned IP experts from top fabless semiconductor companies leverage an advanced architecture to deliver innovations for emerging applications for reduced power, area and memory utilization while ensuring maximum performance and configurability.
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- Corigine Unveils First Certified SuperSpeed+ USB 3.1 Gen 2 IP With M31 28nm PHY
- M31 and Innovative Logic USB 3.1 Gen 2 IP got Certification from USB-IF
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
- Innovative Logic USB 3.1 Gen 2 IP got Certification from USB-IF
- ASMedia Technologies Demonstrates Industry's First SuperSpeed USB 10 Gbps (USB 3.1) PHY at USB-IF Annual Members Meeting
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |