32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
MegaChips Unveils Breakthrough 16nm Analog ASIC for 5G and Other High-Speed Applications
New 16nm FinFET Analog ASIC Integrates Ultrafast Data Converters to Deliver Enormous Cost Savings to High-Volume Designs
San Jose, Calif. – November 7, 2017 MegaChips Corporation today announced a new 16nm FinFET analog ASIC with integrated Gigabit-class data converters designed to meet the cost and performance demands of 5G networks and other high-volume applications. This new analog ASIC breaks through the cost barriers for high-speed applications by integrating 6.8Gsps data converters into an advanced SOC. With this integration, system designers now have a clear path for bringing FPGA-based prototypes from the R&D lab to high-volume commercial markets.
Millions of millimeter-wave small cells are needed to address the 5G network challenge. System designers at the world’s leading manufacturers are currently working on prototype solutions for this problem based on FPGAs or discrete data converters. Yet, these designs are too expensive to be commercially viable for high-volume deployments.
MegaChips’ new analog ASIC represents a major breakthrough in CMOS scaling and analog integration for high-speed designs. It provides a complete analog front-end—with a 14-bit, 3.4Gsps/6.8Gsps ADC and 12-bit, 3.4Gsps/6.8Gsps DAC—in a 16nm SoC that saves power, cost and space.
Designed for performance, the company’s Analog Mega Block (AMB) IP includes high-speed ADCs, DACs, PGAs, IAMPs, PLLs, and filters in a single silicon chip. It is available in both discrete AFE and ASIC SoC solutions. With over 50-million chipsets shipped in the last decade, MegaChips’ technology is found at the heart of many of the world’s leading high-speed communications products.
“Achieving compliance with today’s communications standards is a long and complicated process,” said Masahiro Konishi, general manager of MegaChips. “We have a dedicated team of experts focused on AMB development. They work alongside our customers as a virtual R&D team, from the initial design specification through certification and production ramp up. This can take several years, and our team is there the whole way to ensure the success of our partners.”
“MegaChips has a long track record of successfully delivering state-of-the-art high-speed ASICs for passive optical networks (PON), home networks (HPNA, G.hn), and access networks (G.fast),” commented Yuji Sakuma, general manager of MegaChips. “This 16nm FFC analog ASIC gives us another competitive ASIC solution for the coming decade.”
“Sigma Designs is a leader in the Home Network market, with products in millions of homes around the world,” said Nadav Katsir, vice president Home Connectivity Unit of Sigma Designs. “Our partnership with MegaChips has been a key part of that success.”
“MegaChips has world-class analog IP, along with the know-how and expertise to help its customers get to market,” commented David Baum, CEO of Sckipio. “For an innovation-driven company like ours, there’s no other ASIC partner we’d rather work with.”
MegaChips previously added a 28nm AMB with 0.6Gsps/1.2Gsps, 14-bit ADC and DAC and a 65nm/130nm AMB with 200Msps/400Msps 12-bit ADC and DAC to its analog ASIC IP family.
For more information, contact MegaChips at 408-570-0555, or visit http://www.megachips.com/products/afe
|
Related News
- Xilinx Unveils Disruptive Integration and Architectural Breakthrough for 5G Wireless with RF-Class Analog Technology
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
- Wave Computing Unveils New Licensable 64-Bit AI IP Platform to Enable High-Speed Inferencing and Training in Edge Applications
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |