USB 2.0 femtoPHY in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, 10nm, 7nm, 6nm)
AI to Spur Uptick in ASIC Design Starts
Dylan McGrath, EETimes
11/17/2017 00:01 AM EST
SAN FRANCISCO — Design starts for artificial intelligence (AI) voice-activated device ASICs will be increasing at a compound annual rate approaching 20 percent by 2021, nearly twice the 10.1 percent CAGR of all ASIC design starts between 2016 and 2021, according to a new report by Semico Research.
With the surge in popularity of voice-activated digital assistants such as Amazon Echo and Google Home, plus the general frenzy of work being done around AI, both startups and established companies are pushing hard to develop silicon to add voice activated capabilities and other AI features to products, especially in the consumer arena.
According to Rich Wawrzyniak, senior analyst for ASIC/SoC research at Semico, AI in the form of pattern recognition, voice recognition and language translation will find its way into almost every device and application that has a processor, DSP or FPGA and some level of computational resources in coming years.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Quadric and MegaChips Form Partnership to Bring IP Products to ASIC and SoC Market
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- OmniVision Announces World's First Dedicated Driver Monitoring System ASIC With Integrated AI Neural Processing Unit, Image Signal Processor and DDR3 Memory
- First Intel Structured ASIC for 5G, AI, Cloud and Edge Announced
- Synopsys DesignWare ARC Data Fusion IP Subsystem Incorporated by Himax in Their Artificial Intelligence WiseEye ASIC
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration