Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Grenoble 2017
Sunnyvale, CA – Nov 28, 2017 - Sankalp Semiconductor, a design service company offering comprehensive digital & mixed signal SoC services and solutions, will be exhibiting at Design & Reuse IPSoC Grenoble 2017 on 6th & 7th December in Grenoble, France. Sankalp Semiconductor’s booth will be displaying the company’s capabilities in digital, analog and mixed signal, custom layout, standard cell development, IO solutions, memory solutions, IP migration services and PDK development domains. Sankalp Semiconductor acts as a One-Stop Semiconductor Services store for various customer requirements. The event also will feature an industry talk by Sankalp Semiconductor.
Featured Talk at IPSoC Grenoble:
When: From 10:50am to 11:10 am on 6th December 2017
Topic: Changing Dynamics in the Semiconductor Industry
Location: Hôtel EUROPOLE, 29 rue Pierre-Sémard, 38 000 Grenoble, FRANCE
To set-up a Meeting at the event, please send us an email at marcom@sankalpsemi.com
For More information on Design & Reuse IPSoC, Grenoble please visit http://www.design-reuse-embedded.com/ipsocdays/ipsoc2017/program.jsp
About Sankalp Semiconductor
Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System-on-Chip. Sankalp Semiconductor is based in Sunnyvale, California, with offices in USA, India, Canada and Germany. www.sankalpsemi.com
|
Related News
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC China 2017
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC China 2018
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Santa Clara 2018
- eInfochips to Exhibit and Present at Design & Reuse IP-SoC Silicon Valley 2020
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |