Arasan Announces Industry's First MIPI C-PHY HDK
San Jose, CA -- Dec 5, 2017 -- Arasan Chip Systems, a leading provider of IP for semiconductor design and manufacturing, today announced availability of its MIPI C-PHY[SM] HDK built using an Arasan C-PHY ASIC. The HDK supports C-PHY v1.1 with speeds of up to 2.5 GHz and D-PHY v1.2 also with speeds of up to 2.5GHz. Arasan’s HDK offers the fastest and surest path for companies looking to adopt the latest MIPI standards. The HDK is part of Arasan’s Total IP Solution for MIPI.
The C-PHY HDK board will be assembled with either a C-PHY TSMC 28nm or TSMC 12nm ASIC.
This HDK enables customers to prototype their C-PHY based projects using Arasan’s MIPI DSI or CSI IP Cores and software stacks. The HDK can be easily integrated with Xilinx based FPGA platforms using a FMC Connector. After prototyping, the entire design can be licensed including the MIPI C- PHY / D-PHY combo IP GDS II, MIPI CSI or DSI Verilog RTL and firmware.
Arasan’s C-PHY IP has been adopted extensively by automobile, drone and imaging SoC manufacturers. Arasan is a TSMC OIP partner supporting physical interface IP for MIPI, JEDEC, ONFI, USB and SD. The C-PHY HDK board will be assembled with either a C-PHY TSMC 28nm or TSMC 12nm ASIC.
Availability
Arasan CPHY HDK is available for immediate sale. Due to high demand, the lead time for delivery is 4-6 weeks from order date with a minimum order quantity of 12 boards.
|
Arasan Chip Systems Hot IP
Related News
- Arasan's Total MIPI Camera IP solution with CSI and C-PHY achieve ISO26262 Certification
- Arasan's MIPI CSI-2 IP achieves ISO26262 ASIL-C Certification for MIPI C-PHY Connectivity
- Arasan Announces it's 2'nd Generation MIPI C-PHY / D-PHY IP Combo Core for C-PHY v1.2 Specifications
- Arasan and Test Evolution announce Industry's first C-PHY / D-PHY Combo Compliance Analyzer with Arasan's Total MIPI IP Solution
- Arasan announces MIPI CSI IP for FPGA supporting full C-PHY 2.0 speeds
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |