English
Two Lane configuration to support 23.32Gbps MIPI M-PHY Gr4 IP in TSMC 28HPC+ process
SEGGER presents RTOS, stacks, middleware for RISC-V
December 11, 2017 -- SEGGER presents a new embOS port and its complete stack and middleware portfolio for the Open Source RISC-V CPU architecture.
In addition to embOS, SEGGER offers emWin to construct user interfaces, emFile file system, emSSL, emSSH and emSecure to secure internet communications, cryptographic and security libraries for encryption, code signing and authentication (digital signatures), embOS/IP, emModbus, emUSB-Host and emUSB-Device communication stacks for Internet and industrial applications, and emLoad to enable firmware updates from portable storage or delivered over the air.
| RISC-V processor  RISC-V Processor - 32 bit, 3-stage  RISC-V Processor - RV12 - 32/64 bit, Single Core CPU  Compact Implementation of the RISC-V RV32IMC ISA  | Ad |
The industry-leading efficiency of embOS complements the high-performance and very low power consumption characteristics of RISC-V MCUs.
The embOS port comes with a board support package for the Digilent Artix-A7 ARTY evaluation board providing a straightforward getting-started experience with SEGGER software on RISC-V. Packages simply work, out of the box, without additional configuration or setup, and a ready-to-run project is included for Embedded Studio.
The embOS for RISC-V offering includes the highly respected embOS manual, which is both the definitive reference to the embOS API and a solid, yet accessible, tutorial for engineers unfamiliar with embedded RTOS concepts.
embOS is fully compliant with the MISRA-C:2012 standard and this makes it suitable for demanding automotive and high-integrity applications.
“With the introduction of embOS, their stacks and middleware supporting the RISC-V ISA, SEGGER demonstrates their expertise in creating highly-efficient software. With the embOS release, RISC-V users can benefit from low memory footprints which allows more room for the actual application”, says Rick O’Connor, executive director of the non-profit RISC-V Foundation.
”RISC-V is a very promising CPU architecture. By adding our software to the RISC-V ecosystem we provide an end-to-end comprehensive solution from a single supplier for firmware and application developers using RISC-V devices”, adds Til Stork embOS Product Manager at SEGGER.
More information on SEGGER's embOS priority-controlled multi-tasking platform is available at: https://www.segger.com/products/rtos/embos/
About SEGGER
SEGGER Microcontroller is a full-range supplier of software, hardware and development tools for embedded systems. For more than 25 years SEGGER Microcontroller has been a reliable provider of soft- and middleware components. The company offers support throughout the whole development process with affordable, high quality, flexible and easy-to-use tools and components. SEGGER offers solutions for secure communication as well as data and product security, meeting the needs of the rapidly evolving IoT. SEGGER was founded in 1992, is privately held, and is growing steadily. Headquartered in Germany with a US office in the Boston area and distributors in all continents, SEGGER offers its full product range worldwide. For additional information, visit: https://www.segger.com
|
||||||
Related News
- Dr. Jesse Zhixi Fang Appointed as Chair of the RISC-V Foundation China Advisory Committee to Accelerate Adoption of the RISC-V ISA in China
- Imperas Empowers RISC-V Community with riscvOVPsim
- SiFive Core IP 7 Series Creates New Class of Embedded Intelligent Devices Powered by RISC-V
- Andes Announces over 1.2 GHz RISC-V Cores Series at 28nm: A25/AX25 and N25F/NX25F
- GOWIN Semiconductor Licenses Andes Technology RISC-V CPU Core For Its Arora GW-2A FPGA Family Products
Breaking News
- Xilinx Extends Data Center Leadership with New Alveo U280 HBM2 Accelerator Card; Dell EMC First to Qualify Alveo U200
- Arasan completes its Total IP Solution for the UFS 3.0 Standard with immediate availability of its MIPI M-PHY 4.1 IP Core
- Nine Top-15 2018 Semi Suppliers Forecast to Post Double-Digit Gains
- Imagination reveals next step in PowerVR automotive strategy
- HPC Systems Inc. Expands the Science Cloud Offering with the Latest Arm-based HPC
Most Popular
- Andes Technology and INVECAS Announce Partnership to Win RISC-V-Based SoC Designs for Advanced Processes
- What NXP Lost and Regained Post-Qualcomm
- Spin Memory Announces $52 Million Series B Funding Round
- Xilinx Extends Data Center Leadership with New Alveo U280 HBM2 Accelerator Card; Dell EMC First to Qualify Alveo U200
- Spin Memory's MRAM Design-Enhancing Endurance Engine Licensed by Arm
|
E-mail This Article | 
|
|
Printer-Friendly Page |
