EUV, 7nm Road Maps Detailed
7nm looks good, but resists lag at 5nm
Rick Merritt, EETimes
1/18/2018 01:01 AM EST
HALF MOON BAY, Calif. — Extreme ultraviolet lithography (EUV) is set to enable 10nm and 7nm process nodes over the next few years, but significant work is still needed on photoresists to enable 5nm chips, according to an analysis released at the Industry Strategy Symposium here.
At the same time EUV maker ASML announced it shipped 10 EUV systems last year and will ship 20-22 more this year. The systems will have or at least support a 250W laser light source needed to produce 125 wafers/hour.
“The main pieces for EUV at 7nm are in place, and we will see some volume of wafers this year…but photoresist defects are still an order of magnitude too high for 5nm,” said Scotten Jones, president of IC Knowledge.
E-mail This Article | Printer-Friendly Page |
Related News
- Samsung Complements the Production of its Revolutionary 7nm EUV with Exceptional SAFE Ecosystem Solutions
- Qualcomm Taps Samsung's 7nm EUV for 5G
- Samsung Strengthens Advanced Foundry Portfolio With New 11nm LPP and 7nm LPP With EUV Technology
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
- OPENEDGES Successfully Validated Its 7nm HBM3 Testchip
Breaking News
- SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- Exostiv Labs Unveils AMD Versal Adaptive SoC Device Support for Exostiv and Exostiv Blade Platforms
- TSMC December 2024 Revenue Report
- NASA Awards Alphacore Four Contracts for Radiation Hardened Microelectronics Innovation
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Synopsys Responds to the European Commission Approving its Proposed Acquisition of Ansys in Phase 1