SoC-e IP Cores support new Xilinx UltraScale+ devices
January 29, 2018 -- Xilinx UltraScale/UltraScale+ architectures comprise high-performance FPGA, MPSoC, and RFSoC families that address a vast spectrum of system requirements with a focus on lowering total power consumption through numerous innovative technological advancements.
All the IP Cores in the SoC-e product portfolio have a version which is supported in devices with UltraScale and UltraScale+ architecture. This devices enhance the performance of SoC-e’s products. The combination of SoC-e’s IP Cores with the performance of these architectures allows the designer to implement leading-edge networking, synchronization and cryptographic technologies for critical systems:
- HSR-PRP Switch IP Core
- Managed Redundan Switch IP Core
- Managed Ethernet Switch IP Core
- Unmanaged Ethernet Switch IP Core
- Multiport TSN Switch IP Core
- MultiSync IP Core
- PreciseTimeBasic IP Core
- 1588Tiny IP Core
- IRIGtimeM IP Core
- IRIGtimeS IP Core
Additionally, some of UltraScale+ version of these IP Cores are already used in the design included in the SMARTmpsoc Brick, the updated version of SoC-e’s reference board.
For more information about SoC-e’s IP Core support in UltraScale/UltraScale+ architectures, you can contact us through the web form or writing us to info@soc-e.com
|
Related News
- Enea Adds Support for Xilinx Zynq UltraScale+ MPSoC Devices
- Xilinx Collaborates with Fujitsu to Support 5G Deployments in the US
- High Performance Channel Coding Solutions on Xilinx Zynq UltraScale+ RFSoC Devices
- Xilinx Announces the World's Highest Performance Adaptive Devices for Advanced ADAS and AD Applications
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |