English
RISC-V processor Mr Wolf arrives to solve problems
February 06, 2018 // By Peter Clarke, eeNews
Researchers at ETH Zurich (Swiss Federal Institute of Technology in Zurich) and University of Bologna have received first silicon on their latest PULP-based IoT processor, codenamed Mr. Wolf after the character from the film Pulp Fiction who "solves problems."
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU  Compact Implementation of the RISC-V RV32IMC ISA  |
PULP is a European parallel ultra-low processor initiative based on the RISC-V open-source processor instruction set.
Mr Wolf is a cluster based processor that features eight 32-bit RI5CY cores implementing the RISC-V ISA, according to Frank Kagan Gurkaynak, director of the microelectronics design center at ETH Zürich, who announced Mr. Wolf's arrival by way of an article on LinkedIn. Besides supporting standard (I)nteger, (C)ompressed, (M)ultiplication and 32-bit (F)loating-point extensions of RISC-V, it also provides our custom e(X)tensions for DSP operations. This processor core is written in System Verilog and is openly available from Github under the SolderPad License .
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Andes Technology Unveils the D45-SE RISC-V Processor Targeting ASIL-D Certification
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation