ARM, MathWorks combine tools to expand RISC cores in automotive systems
ARM, MathWorks combine tools to expand RISC cores in automotive systems
By Semiconductor Business News
September 13, 2001 (11:02 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010913S0025
AACHEN, Germany -- U.K-based ARM Ltd. today announced a collaborative project with the German subsidiary of The MathWorks Inc. in Aachen to jointly create a new software design environment for automotive systems using embedded RISC processor cores. The effort will combine the ARM Developer Suite (ADS) of code development tools, ARMulator instruction set simulator, and MathWorks' simulation and code generation systems, called Matlab/Simulink. The two companies said the combined environment will provide designers with a software emulation and simulation capability to complete development and validation of embedded systems before the hardware devices are available in silicon. The new capability will be demonstrated by The MathWorks GmbH subsidiary at the 59th International Motor Show, known as IAA, in Frankfurt, starting today. The IAA automotive trade show continues until Sept. 21. The collaborative project is aimed at firmly established ARM in the automotive industry, said Derek Morris, general manager of development systems for the Cambridge, England-based supplier of RISC cores for chip designs. ARM said the new development environment will help engineers detect problems in designs and coding, resulting in cost savings while speeding products to market.
Related News
- Altera and ARM Expand Strategic Partnership for SoC Development Tools
- Panasonic Automotive Systems and Arm Partner to Standardize Software-Defined Vehicles
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Siemens collaborates with Samsung Foundry to expand 3D-IC enablement tools, optimize other EDA solutions for foundry's newest processes
- Edge Impulse Deploys its State-of-the-Art Edge AI Models to Arm Microcontrollers Tools
Breaking News
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- Exostiv Labs Unveils AMD Versal Adaptive SoC Device Support for Exostiv and Exostiv Blade Platforms
- TSMC December 2024 Revenue Report
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Synopsys Responds to the European Commission Approving its Proposed Acquisition of Ansys in Phase 1
E-mail This Article | Printer-Friendly Page |