Interview with Rick O'Connor of RISC-V Foundation
March 08, 2018 // By Peter Clarke, eeNews
The RISC-V Foundation was present at the Embedded World exhibition with its own booth that also hosted a number of companies within its growing ecosystem. eeNews caught up with Rick O'Connor, executive director of the foundation and asked why a new and open processor architecture was relevant to embedded applications.
RISC-V Processor - RV12 - 32/64 bit, Single Core CPU Compact Implementation of the RISC-V RV32IMC ISA |
"RISC-V (pronounced five) was really the result of a summer academic program to create a processor that could be used to teach processor design in 2010," O'Connor explained. The obvious choices for teaching had been the x86 and ARM but their instruction sets had become complicated and there were IP and license issues so using them for teaching was not really possible. The the primary motivation was for something simple but that used the best ideas for academia. It took until 2013 to develop and May 2014 was when the specification was first frozen.
But the reason that RISC-V Foundation was formed to look after the ISA specification was because companies liked the open-ness and wanted to make use of the architecture in the commercial environment, O'Connor added. "There are now more than 100 companies in the RISC-V Foundation. We call it an open instruction set architecture rather than open-source hardware. It's not the first. SPARC is open and there have been others."
E-mail This Article | Printer-Friendly Page |
|
Related News
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- RISC-V Foundation clarifies '100 errors' reports
- Imagination's new Catapult CPU is driving RISC-V device adoption
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance