Rambus to Develop Hybrid Memory System Architectures for Future Data Centers
Joins high-performance open standards organizations to drive innovation in the data center
SUNNYVALE, California and LAS VEGAS – March 19, 2018 – Rambus Inc. (NASDAQ: RMBS) today announced a collaboration with IBM to research hybrid memory systems. Targeting one of the industry’s key performance challenges, Rambus Labs and IBM aim to optimize the use of DRAM and emerging memories to create a high-capacity memory subsystem that delivers comparable performance to DRAM alone. As part of the collaboration, Rambus will develop a flexible prototype hybrid memory platform using the OpenCAPI interface to demonstrate performance of multiple memory types in real-world server applications.
“The exploding volume of data and rapidly evolving workloads for Big Data applications are placing tremendous pressure on data center memory systems for increased performance and capacity,” said Laura Stark, senior vice president and general manager of the Emerging Solutions Division at Rambus. “This project with IBM demonstrates our ongoing collaboration with the industry to accelerate the development and adoption of advanced memory solutions.”
Rambus will leverage IBM’s POWER9 processor and its OpenCAPI high performance interface to build a Hybrid Memory and development subsystem prototype. To move forward on this project, Rambus announced it has joined the OpenCAPI Consortium, an open development community based on Coherent Accelerator Processor Interface technology, and OpenPOWER Foundation, an open development community based on the IBM Power Architecture.
“IBM is excited to collaborate with Rambus regarding advanced memory technologies on the OpenCAPI interface of POWER9 systems,” said Steve Fields, IBM fellow and chief engineer of Power Systems. “IBM believes in transforming the architecture of server memory to allow open innovation and to fully exploit the diversity of memory technologies that will emerge in the coming years. This project leverages the new architecture to combine the best attributes of multiple types of media to achieve new levels of system cost/performance for memory-intensive cloud deployments and AI applications.”
Having high-capacity and high-density memory near the processor improves overall system performance and increases the ability to more fully utilize CPU resources. Rambus and IBM’s flexible and innovative hybrid memory system architectures will combine standard DRAM using other technologies such as Flash, enhanced Flash, Phase Change Memory (PCM), Resistive RAM (ReRAM) and Spin Torque Transfer Magnetic RAM (STT-MRAM) to create high capacity memories at lower cost per bit, with performance levels comparable to that of DRAM.
Join Rambus at IBM Think 2018
At IBM Think 2018, Kenneth Wright, Senior Director in Rambus labs, will present the early success in simulation of Hybrid Memory and outline the future direction of a Collaborative Hybrid Memory Research Platform with goals of bringing Hybrid Memory into the Data Center. Come hear Rambus speak on March 19, 2018, within the OpenPOWER Summit track at the MGM Grand Las Vegas from 2:50 p.m. – 3:20 p.m. in Room 308.
For more information on Rambus Hybrid Memory research, please visit rambus.com/hybrid-memory.
|
Related News
- Rambus Expands Portfolio of DDR5 Memory Interface Chips for Data Centers and PCs
- Rambus Expands Chipset for Advanced Data Center Memory Modules with DDR5 Server PMICs
- IntelliProp First to Market with Memory Fabric Based on CXL; Driving Most Disruptive Technology to Hit Data Centers in Decades
- Rambus Delivers PCIe 6.0 Controller for Next-Generation Data Centers
- Rambus Advances New Era of Data Center Architecture with CXL Memory Interconnect Initiative
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |