Path to 2nm May Not Be Worth It
Diminishing returns may evaporate at 5nm
Rick Merritt, EETimes
3/23/2018 01:01 AM EDT
SANTA CLARA, Calif. — Engineers see many options to create 5-, 3- and even 2-nm semiconductor process technologies, but some are not sure they will be able to squeeze commercial advantages from them even at 5nm.
The increasing complexity and cost of making ever smaller chips is leading to diminishing returns. Data rates are peaking at 3 GHz for mobile processors, and power and area gains will narrow at 7nm, said a Qualcomm engineer in a panel at a Synopsys user group event here.
Speed gains of 16 percent at 10nm may dry up at 7nm due to resistance in metal lines. Power savings will shrink from 30 percent at 10nm to 10-25 percent at 7nm, and area shrinks may decline from 37 percent at 10nm to 20-30 percent at 7nm, said Paul Penzes, a senior director of engineering on Qualcomm’s design technology team.
For decades, the electronics industry followed a roadmap codified by Moore’s Law of doubling the number of transistors on a chip roughly every two years. The result was a fast pace of ever smaller, faster, cheaper products from PCs to smartphones.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks