14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP
Dolphin Integration augments the TSMC IP Ecosystem at 40 nm ULP eFlash with new TITAN Read Only Memory
Dolphin Integration augments the TSMC IP Ecosystem at 40 nm ULP eFlash with new TITAN Read Only Memory
Grenoble, France – April 9, 2018 -- Dolphin Integration, leader in innovative design solutions for the next generation of Energy-Efficient System-on-Chips, augments TSMC’s IP ecosystem at 40 nm with TITAN, a breakthrough architecture for Read Only Memory compiler. This cost effective, single-layer and late programmable ROM compiler is capable of generating instance sizes from 512 bits to 1 Mbits. It is immediately available for evaluation on your private space, MyDolphin.
This 40 nm ULP eFlash ROM compiler, based on the TITAN architecture, combines high-density with ultra-low power consumption. This innovative architecture has already been silicon proven in 55 nm and 90 nm process technologies. The TITAN ROM compiler reduces fabrication costs and time-to-market as programming is performed using only the metal 1 layer. Configurable multiplexer option, from 8 to 128, provides designers with the flexibility to select a ROM configuration to meet the target performances with the optimal floorplan. The online ROM compiler allows the designer to quickly complete an objective performance assessment. It automatically generates datasheets, simulation (Verilog), layout (GDSII), footprint (LEF), timing/power (Liberty) and MBIST (Tessent) models. “
“There are a number of applications which still embed a large amount of ROMs to store the application program, be it Low Energy Bluetooth, BT audio, etc.,” said Frédéric Masson, Business Unit Manager at Dolphin Integration. “The superior density of our sROMet, which is known for enabling up to 35% area savings, partakes in ensuring the best competitive advantage in such cost-sensitive applications!”
To enable the cost-effective design of energy-efficient SoCs, Dolphin Integration is expanding its portfolio of foundation IPs at TSMC 40 nm to complement their existing offering of Power Fabric IPs. Complementary to this ROM compiler, a new generation of dense and low-power SRAM memory compilers (Single-port RAM TELESTO and Dual-port RAM ERA) is under completion as well as a standard-cell library (SESAME BiV) dedicated to always-on power domains.
About Dolphin Integration
Dolphin Integration is a pioneer in “enabling low-power Systems-on-Chip” for worldwide customers including all the major actors of the semiconductor industry – with a unique offering of high-density Foundation, Feature and SoC Fabric of Silicon IP components best suited for low power-consumption.
Over 30 years of experience in the integration of silicon IP components with complementary EDA solutions for a power-integrity driven approach to design, providing ASIC/SoC design and fabrication, have made Dolphin Integration a true one-stop shop for all customer needs.
It is not just one more supplier of Technology, but also the provider of the Dolphin Integration know-how!
If you liked reading our announcement please write to us at contact@dolphin.fr or visit us www.dolphin-integration.com
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- Ultra-low power memory generators silicon proven at TSMC 55 nm uLP and uLP eFlash
Breaking News
- GUC Monthly Sales Report - July 2022
- Brite Semiconductor provides xSPI/Hyperbus™/Xcella™ controller and PHY total solution
- Cadence Accelerates Hyperscale SoC Design with Industry's First Verification IP and System VIP for CXL 3.0
- Efinix® Extends Breakthrough Family of Titanium Products with Launch of the Titanium Ti180 FPGA
- Access Advance VVC Patent Pool Momentum Grows
Most Popular
- Intel Orders Delayed, TSMC Slows Three-Nanometer Expansion, Says TrendForce
- Global Semiconductor Sales Increase 13.3% in Q2 2022 Compared to Q2 2021
- June Swoon - IC Sales Turn Negative as Economy Weighs on Market
- UCIe™ (Universal Chiplet Interconnect Express™) Consortium Announces Incorporation and New Board Members; Open for Membership
- Neuromorphic Device with Low Power Consumption
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |