Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
DapTechnology Releases 1394/AS5643 IP for Microsemi IGLOO2 and SmartFusion2 FPGA Devices
NIJMEGEN, The Netherlands -- April 11, 2018 -- DapTechnology B.V. today announced the immediate availability of FireCore General Purpose Link (GPLink) for the Microsemi (now Microchip) IGLOO2 and SmartFusion2 FPGA devices.
The SAE AS5643 compliant FireCore GPLink IP Core is targeted at applications requiring a replacement for the currently used general purpose Link Layer Controller chips. FireCore GPLink has all functional blocks typically required for A&D implementations. Several markets can make use of the FireCore GPLink IP Core including Aerospace & Defense (A&D), Industrial, and Consumer Electronics. Examples of typical applications in A&D for the FireCore GPLink include remote I/O devices (RIO) and their standardized network interfaces (e.g. NDB, BIM, NIU).
FireCore also includes FireGate, a fully IEEE-1394b compliant PHY layer . Having FireGate connect and operate at S200 and S400 (the S100 version is to follow soon) marks a new milestone for the usage of IEEE-1394 in A&D as many current & upcoming programs can now leverage the FLASH-based FPGA benefits offered by the IGLOO2 and SmartFusion2 platforms together with the full-featured functionality of the FireGate PHY IP core.
Jeroen de Zoeten, Dap’s Director of Engineering proudly adds: “FireCore is designed to be highly configurable. It allows for the pre-configuration of key functions and components via compilation parameters and the optimization of FPGA resources. For example, the number of PHY ports can be customized from 1 – 16, which is great for a wide variety of devices.”
About DapTechnology
DapTechnology is a company specializing in products, systems and solutions based on the IEEE-1394 & SAE AS5643 Standards. Since its inception in 1998, the company has been working closely with the IEEE-1394 & SAE AS5643 standards development organizations, strategic industry partners and key customers to develop world-class products employing IEEE-1394 & SAE AS5643. The DapTechnology FireSpy IEEE-1394a and IEEE-1394b Protocol Analyzer products have gained worldwide acceptance and is currently being used in various aerospace & defense, industrial, consumer electronics and automotive product development efforts. DapTechnology’s business growth in recent years is a testament of the company’s commitment to meticulous engineering disciplines, exceptional quality and customer satisfaction. Both DapTechnology B.V. and DapUSA, Inc. are owned by DapHolding BV. DapUSA, based in Phoenix, AZ, was formed in 2005 to address the ever-growing North American market for IEEE-1394 systems and solutions.
|
DapTechnology Hot IP
Related News
- Microsemi Releases Industry-leading EnforcIT Security Monitor; Advanced Security IP for Its SmartFusion2 SoC FPGAs and IGLOO2 FPGAs
- Microsemi and Sibridge Technologies Collaborate to Develop Portfolio of High-speed Protocol IPs for SmartFusion2 and IGLOO2 FPGAs
- Microsemi Steps Up Its Cyber Security Leadership in FPGAs: SmartFusion2 SoC FPGAs and IGLOO2 FPGAs Enhanced with Physically Unclonable Function Technology
- Microsemi Announces PCI Express 2.0 SIG Certification for the Industry's Lowest Power SmartFusion2 SoC FPGAs and IGLOO2 FPGAs
- Microsemi Collaborates with MathWorks to Deliver First Integrated FPGA-in-the-Loop Workflow for PolarFire and SmartFusion2 FPGA Development Boards
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |