Avery Design Systems Fast Tracks PCI Express 5.0 VIP
TEWKSBURY, Mass.– June 4, 2018 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of major updates to the company’s flagship PCI Express® (PCIe®) 5.0 and PIPE 5.1 VIP solution.
The PCIe 5.0 VIP supports the latest new features including 32 GT/s speed, Equalization updates, PIPE 5.1 widths and frequencies up to 64 bits and 4000 MHz, and Precoding. Enhancements to protocol tracker logs, protocol checks, and compliance testsuite improve debug and address head-on the verification challenges associated developing Gen5 designs.
“Avery is a leader in PCIe VIP and with the emergence of 5.0 enabling an entirely new class of storage, networking, GPUs, chipsets, and many other devices, it creates new verification challenges that must be addressed for new higher 32 GT/s speeds,” said Chris Browy, vice president of sales/marketing at Avery. “Our customers can be confident in developing their new products knowing our SystemVerilog/UVM verification solution including models, protocol checking, and compliance testsuites plus our partnership efforts with several crucial controller and PHY IP vendors to ready pre-validated, best in class total IP solutions will be able to tackle these new PCIe 5.0 design verification challenges.”
Visit Avery at PCI-SIG® Developers Conference 2018 June 5-6, 2018 at the Santa Clara Convention Center in Santa Clara, CA.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, GDDR, DDR/LPDDR, HBM, ONFI/Toggle, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Search Verification IP
Avery Design Systems Hot Verification IP
Related News
- PCI-SIG Fast Tracks Evolution to 32GT/s with PCI Express 5.0 Architecture
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
- Avery Design Systems PCI Express VIP Enables eTopus SerDes IP and Next-Generation ASIC and Chiplet applications to Achieve Compliance and High-Speed Connectivity
- PCI Express VIP from Avery Design Systems Selected by Fungible for Ensuring Compliance, Connectivity in Hyperscale Data Centers
- Synopsys Delivers Industry's First Integrity and Data Encryption Security IP Modules for PCI Express 5.0 and Compute Express Link 2.0 Specifications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |