Dolphin Integration makes available in free download its innovative IDE SmartVision, for the RISC-V ecosystem
Meylan, France, June 4, 2018 -- Dolphin Integration announces the availability in free download of its innovative IDE SmartVisionTM supporting the RISC-V Instruction Set Architecture (ISA).
A suitable software development environment is fundamental for optimizing designs in terms of power consumption, area (code density) and performances. Thanks to its IDE, Dolphin integration enables early in the design flow to meet these requirements.
SmartVisionTM is an open environment allowing the design of complete subsystems based on processor cores and peripherals. It provides an intuitive interface as well as the necessary tools to debug embedded software by simulation or by In Circuit Emulation. Its key benefits include:
- an API to describe behavioral models of new components
- advanced debug features with a breakpoint composer for complex behavior analysis
- a versatile solution for embedded software debug by using In Circuit Emulation with FPGA/ASIC and by simulating a Cycle Accurate Bit Accurate (CABA) model
- a power optimization and estimation solution
- the Built-In-Real-time Debugger, BIRD, a debug unit, with JTAG interface
The support of RISC-V through the RV32 Tornado subsystem offers a complete turnkey solution to configure and optimize ultra-low power SoCs. It includes:
- RISC-V Instruction Set Simulator with configurable timing annotations
- RISC-V toolchain (GCC)
- RISC-V musl libraries precompiled for diverse RISC-V extensions
Furthermore, for easy compatibility with the RISC-V ecosystem, the support of the upcoming debug specification is in progress.
The SmartVisionTM IDE is in free download. For more information, please contact us at contact@dolphin.fr
About Dolphin Integration
Dolphin Integration is a pioneer in Energy-Efficient Systems-on-Chip enablement. The company serves a growing range of applications from battery-operated to line-powered. Its portfolio of more than 200 silicon IPs covering Foundation, Feature and power Fabric IPs are proven and available in multiple processes and foundries. This coherent portfolio allows to reduce SoC power consumption in sleep, triggering and active processing modes. The company is committed to its customer success through constant innovation, quality control and dedicated support. Dolphin Integration comes with 30 years experience in integration of silicon IP components leveraging power-integrity driven simulation tools to design and supply cost-effective logic and mixed-signal ASIC/SoC.
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration announces a new release of its innovative IDE for the RISC-V ecosystem
- Feature-rich RISC-V IDE Available for Free Download
- SEGGER Makes Its Entire Ecosystem of Tools Available for AndesCores
- Shorter Time-To-Market thanks to the innovative SmartVision IDE from Dolphin Integration
- NASA Selects SiFive and Makes RISC-V the Go-to Ecosystem for Future Space Missions
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |