Costs Dog PCIe Speed Gains
Distances issues drive design changes
Rick Merritt, EETimes
6/14/2018 00:01 AM EDT
SAN JOSE, Calif. — Engineers are coming to grips with how much they are willing to pay for the new speeds PCI Express 4.0 and 5.0 will deliver — and who will get the money. In the end, its likely to be a mix of board makers for premium materials, chip makers for retimers, connector and cable makers for new kinds of channels and tooling shops for new mechanical designs.
“Speed costs money, so as we go to higher signaling rates we will see how much people are willing to pay for it and how,” said Michael Krause, an interconnect expert at Hewlett Packard Enterprise.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- eInfochips PCIe Verification IP enables reliability for high-speed computing
- TranSwitch(R) Corporation Licenses MIPS32(R) 4KEc(R) Pro Processor Core to Reduce Development Costs, Speed Time-to-Market
- Total MPU Sales Surprise With Strong Gains in 2020, More Upside in 2021
- CXL gathers speed with 2.0 spec
Breaking News
- Alphawave IP and Verisilicon Expand Partnership with $54M Multi-Year Exclusive Subscription Reseller Agreement for China Market
- BrainChip Inc. and NaNose Medical Successfully Detect COVID-19 in Exhaled Breath with Fast High-Accuracy Results
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- Palma Ceia SemiDesign Announces Nicky Wilkinson as Director IC Engineering
- Rambus and AMD Extend Patent License Agreement
Most Popular
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- CEVA's MotionEngine Smart TV Software Comes to More Smart TV brands via LG webOS
- North American Semiconductor Equipment Industry Posts January 2021 Billings, Topping $3 Billion for First Time
- Andes Technology and Rambus Collaborate to offer Secure Solution for MCU and IoT Applications
- SiPearl and Open-Silicon Research Collaborate to Accelerate Custom Silicon for High Performance Computing (HPC) Applications