Flex Logix EFLX1K eFPGA Cores Enable Array-Efficient Reconfigurable Logic on 40nm to 180nm Nodes
MOUNTAIN VIEW, Calif.– June 19, 2018 – Flex Logix Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP, architecture and software, announced today a new EFLX eFPGA core optimized for the needs of customers on 40nm to 180nm nodes.
“Applications on advanced process nodes such as 28nm and 16nm need large arrays from 10K to >200K LUTs,” said Geoff Tate, CEO and cofounder of Flex Logix. “The EFLX4K Logic and DSP cores are a great fit for these process nodes and they can be implemented in any 40nm to 180nm in only 6-8 months.”
At 40nm to 180nm nodes, customers are interested in reconfigurable logic but need smaller arrays and are very sensitive to area.
The EFLX1K Logic and DSP cores use 10-20% less array/LUT because the interconnect network in the cores implement fewer switch levels for less expandability than the EFLX4K. At the same time, they allow arrays of at least 4x4 to be constructed which is sufficient capacity in the 40nm-180nm nodes.
The EFLX1K Logic core has 368 inputs and 368 outputs with 900 LUT4 equivalent logic capacity. The EFLX1K DSP core has the same number of inputs/outputs but replaces some of the LUTs with DSPs: 10 DSP MACs, pipeline in blocks of 5, with 650 LUT4 equivalent logic capacity.
The EFLX1K Logic and DSP cores can be mixed interchangeably in arrays up to at least 4x4 in size.
A block diagram & target spec are available at http://www.flex-logix.com/eflx1K
Learn more about the EFLX1K Logic and DSP cores from our technologists at DAC Monday June 25 - Wednesday June 27 at Flex Logix’s booth #2318.
About Flex Logix
Flex Logix, founded in March 2014, provides solutions for reconfigurable RTL in chip and system designs using embedded FPGA IP cores, architecture and software. eFPGA can accelerate key workloads 10-100x faster than processors, enable chips to adapt to changing algorithms, protocols, etc and to customize mask sets to meet the needs of multiple customers or market segments. Flex Logix has unique, patented technology for implementing eFPGA: XFLX hierarchical interconnect with twice the density of traditional FPGA mesh interconnect, ArrayLinx interconnect enabling arrays of various sizes and features to be constructed in days from silicon proven GDS blocks, and RAMLinx for integrating any kind of RAM the customer needs. Flex Logix’s co-founders Cheng Wang and Dejan Markovic were recognized with the prestigious Outstanding Paper Award by ISSCC for their paper on XFLX technology. Flex Logix’s other co-founder Geoff Tate was the founding CEO of Rambus, which pioneered the Semiconductor IP business model, taking the company from 4 employees to a $2 Billion market capitalization. The company's technology platform delivers significant customer benefits by dramatically reducing design and manufacturing risks, accelerating technology roadmaps, and bringing greater flexibility to customers’ hardware. Flex Logix has secured approximately $13 million of venture backed capital, is headquartered in Mountain View, California and has sales rep offices in China, Europe, Israel, Japan, Taiwan. More information can be obtained at http://www.flex-logix.com .
|
Related News
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- Flex Logix EFLX 1K eFPGA Core Design Kits Available Now For TSMC 40nm ULP And 40nm LP Process Technologies
- Flex Logix's EFLX Embedded FPGA Accelerates Processor Performance By 40-100X
- Flex Logix Boosts AI Accelerator Performance and Long-Term Efficiency
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |