Eureka Technology Embraces FPGA Core Common License Initiative
Eureka Technology Embraces FPGA Core Common License Initiative
Los Altos, Calif., (September 11, 2001) -- Eureka Technology, Inc., a Xilinx AllianceCORE 3rd-party IP provider today announces it has joined the Common License Consortium and will make its semiconductor intellectual property available for license under the terms of the SignOnce IP License.
"FPGA customers demand very short time-to-market, which is one of the main reasons why our customers choose Eureka's IP cores," said Simon Lau, President of Eureka Technology. "The SignOnce IP License is an innovative way to simplify the legal and procurement process for these customers. It is an important tool for us and for the industry."
"We welcome the addition of an established IP provider such as Eureka Technology to the Common License Consortium," said Mark Bowlby, AllianceCORE program manager at Xilinx. "Their participation provides further evidence that the industry is ready for a solution to the IP licensing challenge."
All cores from Eureka Technology are now available for license under the terms of the SignOnce IP License. Information on Eureka's products and services can be found on the Eureka web site at http://www.eurekatech.com and the Xilinx IP center at http://www.xilinx.com/ipcenter.
About Eureka Technology
Eureka Technology is a leading intellectual property (IP) provider for ASIC and FPGA designers. The company offers a wide range of silicon-proved system core logic functions and peripheral functions for systems based on PCI bus, PowerPC, ARM, MIPS, ARC, or SH2-4 CPUs. These IP cores are designed to improve the design time-to-market delay, eliminate design risks, and reduce development costs. Founded in 1993, the company has a strong customer base in the United States, Japan and Europe. For more information about the company, please visit the Web site at http://www.eurekatech.com or send email to info@eurekatech.com.
About the Common License Consortium
Xilinx and members of its AllianceCORE third-party IP provider program have joined together to form the Common License Consortium. All consortium members have agreed to accept a single set of common IP licensing terms, called the SignOnce IP License, for acquiring FPGA-based IP cores. The result is a first for the IP industry - a single set of licensing terms, giving customers access to IP cores from multiple vendors for use in Xilinx programmable logic. For more information on this program, go to http://www.xilinx.com/ipcenter/signonce.htm.
Annie Leung
Eureka Technology, Inc.
Tel: 650 960 3800
Email: annie@eurekatech.com.
Web site: http://www.eurekatech.com
Related News
- ARC boosts new Common License Consortium for FPGA-based IP cores with its 32-bit user-customizable processor
- Efinix Announces AEC-Q100 Qualification and Automotive Product Line Initiative
- Flex Logix And The Air Force Research Laboratory Sign A Broad License To Use EFLX Embedded FPGA IP In GLOBALFOUNDRIES' 12LP And 12LP+ Processes
- EPI EPAC1.0 RISC-V core boots Linux on FPGA
- Accelerate Smart Embedded Vision Designs with Microchip's Expanding Low-Power FPGA Video and Image Processing Solutions
Breaking News
- Sondrel appoints Gareth Jones as VP ASIC
- Accenture Completes Acquisition of XtremeEDA to Expand Silicon Design Capabilities in Canada and US
- Xiphera's first financing round successfully completed
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
- 2022 a Focus for 12-inch Capacity Expansion, 20% Annual Growth Expected in Mature Process Capacity, Says TrendForce
Most Popular
- Weebit Nano tapes out ReRAM demo chip to SkyWater foundry
- Intel Foundry Services Forms Alliance to Enable Design in the Cloud
- Samsung Begins Chip Production Using 3nm Process Technology With GAA Architecture
- Synopsys and Arm Strengthen Partnership to Advance Next-Gen Mobile SoCs for Arm's Total Compute Solutions
- SiFive Expands Global Operations, Opens UK R&D Center in Cambridge
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |