32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Digital Blocks Extends its MIPI I3C Controller IP Core Family with I3C Master/Slave, I3C Master, and I3C Slave Releases.
The DB-I3C IP Core Family offers a comprehensive solution to Sensor connection to Host CPUs.
GLEN ROCK, New Jersey, July 29, 2018 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals requirements, extends its leadership in MIPI I3C Controller Verilog IP Cores targeting IC Sensor interfaces to Host Processors.
The MIPI I3C Controller family include the following:
- The DB-I3C-M Controller IP (I3C Master only) interfaces an on-chip Host Controller processor via AMBA APB, AHB, or AXI-Lite to external sensor MIPI I3C Slaves.
- The DB-I3C-S Controller IP (I3C Slave only) interfaces an embedded processor via on-chip AMBA APB, AHB, or AXI-Lite interconnect to external MIPI I3C Master.
- The DB-I3C-S-REG Controller IP (I3C Slave only) interfaces a sensor’s registers to an external MIPI I3C Master.
- The DB-I3C-MS Controller IP (I3C Master and Slave) interfaces an embedded processor to the MIPI I3C as either Master or Slave.
Please start with Digital Blocks MIPI I3C Controller IP Core Reference Design page for more information https://www.digitalblocks.com/mipi-i3c-ip.html
Price and Availability
The DB-I3C IP Core Family is available immediately in synthesizable Verilog, along with synthesis scripts, a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please visit Digital Blocks at http://www.digitalblocks.com
About Digital Blocks
Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers requiring best-in-class IP for Embedded Processors, I2C/SPI/DMA Peripherals, MIPI I3C peripheral, TFT LCD/OLED Display Controllers & Processors, 2D Graphics Hardware Accelerator Engines, Display Link Layer Drivers, Video Signal & Image Processing, and Low-Latency TCP/UDP/RTP Hardware Protocol Stacks.
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; Media Contact: info@digitalblocks.com; Sales Inquiries: info@digitalblock.com; On the Web at www.digitalblocks.com
|
Digital Blocks Hot IP
Related News
- Digital Blocks Validates Existing I2C Slave Controller IP Core Family Compatibility with MIPI I3Cs
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Embrace the future of sensor communication in your SoC with proven MIPI I3C SMaster, Master, and Slave Controller IP Cores. Licensing opportunities are available for immediate implementation
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
- CAST Releases MIPI I3C Basic Slave Controller IP Core
Breaking News
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |