LogicVision Captures 72% of Growing BIST Market
San Jose, Calif., December 5, 2002 - LogicVision, Inc., (NASDAQ:LGVN), a leading provider of embedded test for integrated circuits and systems, today announced that according to Gartner Dataquest Inc., it captured 72 percent of the Built-in Self-test (BIST) market in 2001.1 Dataquest states that LogicVision grew its market share from 52 percent in 20002 to 72 percent in 2001. Gartner Dataquest stated that "BIST is the main exception to the otherwise lackluster outlook for DFT [Design For Test]. Market growth was fantastic in 2001."1 BIST is a critical enabling technology and the most efficient test solution to address the complex SOC (system on a chip) market--especially where hierarchal designs are concerned. With BIST's unique methodology, micro testers are designed onto the chip making an "intelligent" chip able to test itself. Dataquest reports LogicVision's embedded test technology and the general BIST technology market share under one BIST segment.
"LogicVision is the clear leader in the important BIST technology segment, positioning us to benefit from growth in the larger SOC market, which Dataquest expects to reach $22 billion in 2006," noted Vinod Agarwal, president and CEO of LogicVision. "Our increasing market share in both Embedded Test and BIST stems from our ability to help chip designers and manufacturers meet the time-to-market and test challenges inherent in developing more complex SOC devices."
About LogicVision Inc.
LogicVision (NASDAQ: LGVN) provides proprietary technologies for embedded test that enable the more efficient design and manufacture of complex semiconductors. LogicVision's embedded test solution allows integrated circuit designers to embed into a semiconductor design test functionality that can be used during semiconductor production and throughout the useful life of the chip. For more information on the company and its products, please visit the LogicVision website at www.logicvision.com.
Forward-Looking Statements
Except for the historical information contained herein, the matters set forth in this press release such market growth and the Company's share of the Embedded Test and BIST markets are forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially, including, but not limited to, general economic and industry conditions, the impact of alternative technologies advances and competitive products, and other risks detailed in LogicVision's quarterly report on Form 10-Q for the quarter ended October 30, 2002 and from time to time in LogicVision's SEC reports. These forward-looking statements speak only as of the date hereof. LogicVision disclaims any obligation to update these forward-looking statements.
LogicVision, Embedded Test, LogicVision Ready and LogicVision logos are trademarks or registered trademarks of LogicVision Inc. in the United States and other countries. All other trademarks and service marks are the property of their respective owners.
1 Gartner, "EDA 2002, The Automation of RTL Design", G. Smith, D. Nadamuni, L. Balch, N. Wu, J. Tully, October 31, 2002
2 Gartner, "Design for Test Opportunities and Forecast", L. Balch, September 27, 2001
|
Related News
- Leading-Edge IC Foundry Market Forecast to Increase 72% in 2014
- Global Top 10 IC Design Houses See 49% YoY Growth in 2024, NVIDIA Commands Half the Market, Says TrendForce
- Global Semiconductor Sales Increase 15.8% Year-to-Year in April; New Industry Forecast Projects Market Growth of 16.0% in 2024
- Arm looking for 50% of Windows PC market
- Global Semiconductor Sales Decrease 8.2% in 2023; Market Rebounds Late in Year
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |