H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
Facebook Builds Chip Team, ASIC
Web giant rallies support for AI compiler
Rick Merritt, EETimes
9/14/2018 00:01 AM EDT
SAN JOSE, Calif. — A Facebook executive confirmed reports the social networking giant is hiring chip engineers and designing at least one ASIC. The news came at the @Scale event here where Facebook announced five chip companies will support Glow, an open-source, deep-learning compiler it backs.
Facebook “is absolutely bringing up a silicon team focused on working with silicon providers, and we have a chip we’re building, but it’s not our primary focus,” said Jason Taylor, vice president of infrastructure at Facebook. The chip is “not the equivalent of [Google’s] TPU” deep learning accelerator, he added, declining to provide further details on its focus or time frame.
E-mail This Article | Printer-Friendly Page |
Related News
- eSilicon builds momentum as a strong tier one FinFET ASIC supplier
- Kudelski IoT and Dolphin Design unite to accelerate secure ASIC and IP projects
- Agile Analog partners with sureCore on CryoCMOS Innovate UK project
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
- Alchip Unveils Industry's First Automotive ASIC Design Platform
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India