Sensor fusion solutions for augmented and virtual reality, robotics, motion controllers, and IoT
Tachys Technologies Unveils Ultra-Low Power Dissipation Serial Transceiver Technology With Full-Duplex 3.2 Gbps Throughput
Tachys Technologies Unveils Ultra-Low Power Dissipation Serial Transceiver Technology With Full-Duplex 3.2 Gbps Throughput
Sophia-Antipolis, FRANCE - (September 10th, 2001) - Tachys Technologies, a leading provider of advanced backplane interconnect technology, today unveiled its new high-speed serial data transmission technology. This technology will significantly increase the performance and reduce the cost of local area network (LAN) and wide area network (WAN) packet management hardware by lowering system power and heat requirements as well as circuit board design time.
Implemented in a .18 CMOS process, the link includes a serdes that transmits and receives data serially over two differential pairs, delivering a programmable, point-to-point full-duplex throughput of 1.0 to 3.2 Gbps, with the ability to run at full speed with less than 100 mW of power dissipation. The serdes embeds on-board clock generators and a programmable pre-emphasizer that counters signal distortion. In addition to the serdes, the technology implements a link-layer flow control mechanism that guarantees lossless transmission and provides backpressure, thus simplifying chipset and system architecture.
The technology will be ideal for applications that require chip-to-chip and board-to-board data transmission over printed circuit boards (PCB) or several meters of cabling, and in particular for high-throughput backplane interconnects and switch fabric subsystems found in LAN and WAN switches and concentrators.
About Tachys Technologies
Tachys Technologies is a leading provider of backplane interconnect technology that provides innovative, high-speed interconnect building blocks for data communications equipment. Tachys is headquartered in the heart of France's Telecom Valley in Sophia Antipolis. For more information please visit www.tachys.com or at Booth 6939 at Networld+Interop in Atlanta, September 11-13 th 2001.
For further Press information :
Tachys Technologies
Daniel Mayer
Director, Marketing
+33 4 97 23 41 73
dmayer@tachys.com
Related News
- Nordic Semiconductor launches an Ultra-low Power 2.4GHz Transceiver Embedded with Dynastream's ANT Protocol for Wireless Personal Area Networks (PAN)
- Nordic Semiconductor Launches the nRF24L01 - an Industry First Single Chip 2.4GHz 2Mbit/s Ultra-low Power and Ultra-low Cost MultiCeiver Solution with Embedded Link Layer Logic
- GreenWaves Unveils Groundbreaking Ultra-Low Power GAP9 IoT Application Processor for the Next Wave of Intelligence at the Very Edge
- mCube Unveils Its First Ultra-Low Power Accelerometer Family Optimized for Wearables and the "Internet of Moving Things"
- Intilop delivers their enhanced Dual 10G iNICs with Ultra-low latency TCP and UDP Offload accelerators, benchmarking sub micro second wire-to-host latency and Ultra high data throughput
Breaking News
- IPrium releases 4-channel ATSC 8VSB Modulator
- Pulsic Enhances Unity Chip Planning Technology with Incremental Floor-planning Capability to Speed IP block Placement, Planning
- CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
- TSMC Creates Design Options for New 3nm Node
- Xiphera receives Business Finland's Young Innovative Company funding
Most Popular
- TSMC Creates Design Options for New 3nm Node
- Imagination launches IMG RTXM-2200 - its first real-time embedded RISC-V CPU
- MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As "Vice President of Strategic Initiatives" to Implement and Execute Expanded Solution Offerings
- GlobalFoundries Celebrates New Singapore Fab with Arrival of First Tool
- PCI-SIG® Announces PCI Express® 7.0 Specification to Reach 128 GT/s
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |