Intel Adds to Portfolio of FPGA Programmable Acceleration Cards to Speed Up Data Center Computing
September 25, 2018 -- Intel today extended its field programmable gate array (FPGA) acceleration platform portfolio with the addition of the new Intel® Programmable Acceleration Card (PAC) with Intel® Stratix® 10 SX FPGA, Intel’s most powerful FPGA. This high-bandwidth card leverages the Acceleration Stack for Intel® Xeon® CPU with FPGAs, providing data center developers a robust platform to deploy FPGA-based accelerated workloads. Hewlett Packard Enterprise* will be the first OEM to incorporate the Intel PAC with Stratix 10 SX FPGA along with the Intel Acceleration Stack for Intel Xeon Scalable processor with FPGAs into its server offering.
“We’re seeing a growing market for FPGA-based accelerators, and with Intel’s new FPGA solution, more developers – no matter their expertise – can adopt the tool and benefit from workload acceleration. We plan to use the Intel Stratix 10 PAC and acceleration stack in our offerings to enable customers to easily manage complex, emerging workloads.”
–Bill Mannel, vice president and general manager, HPC and AI Group, HPE
What It Does: Like the previously announced Intel PAC with Intel® Arria® 10 FPGA, this new Intel PAC with Stratix 10 SX FPGA supports an ecosystem of design partners that delivers IP to accelerate a wide range of application workloads. The Intel PAC with Stratix 10 SX FPGA is a larger form factor card built for inline processing and memory-intensive workloads, like streaming analytics and video transcoding. While the smaller form factor Intel PAC with Arria 10 FPGA is ideal for backtesting, data base acceleration and image processing workloads.
Why It’s Important: As the demands for big data and artificial intelligence (AI) increase, the reprogrammable technology of the FPGA meets the processing requirements and changing workloads of data center applications. With reconfigurable logic, memory and digital signal processing blocks, FPGAs can be programmed to execute any type of function with high throughput and real-time performance, making them ideal for many critical enterprise and cloud applications.
The acceleration stack for Intel Xeon CPU with Intel FPGAs works with industry-leading OS, virtualization and orchestration software partners, providing a common interface for software developers to get faster time to revenue, simplified management and access to a growing ecosystem of acceleration workloads.
What the Solution Includes:
- Intel-validated Intel Programmable Acceleration Card (PAC) with Intel Stratix 10 SX FPGA.
- Production-grade FPGA Interface Manager (FIM) to which Intel and partner AFUs are connected.
- Acceleration Stack for Intel Xeon CPU with FPGAs, including a common set of APIs and open-source drivers that work seamlessly with industry-leading OS, virtualization and orchestration software across the portfolio of Intel programmable acceleration cards.
- Support for native, network-attached workloads; initial partners including Adaptive Microware* and Megh Computing*, with more to come.
- Workloads available through acceleration workload storefront for ease of evaluation.
More Context: Programmable Solutions Group News
The Small Print: Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.
|
Altera Hot IP
Related News
- Intel Eases Use of FPGA Acceleration: Combines Platforms, Software Stack and Ecosystem Solutions to Maximize Performance and Lower Data Center Costs
- CAST Introduces GZIP Accelerator Through New Intel FPGA Data Center Acceleration Ecosystem
- Avery Design Partners with S2C to Bring PCIe 6.0 and LPDDR5 and HBM3 Speed Adapters to FPGA prototyping solutions for Data Center and AI/ML SoC Validation
- Synopsys Extends Portfolio of Cloud Computing IP with 112G Ethernet PHY for Hyperscale Data Center SoCs
- GLOBALFOUNDRIES and Ayar Labs Establish Strategic Collaboration to Speed Up Data Center Applications
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |