Open-Silicon to Demonstrate and Present on Custom SoC Platform Solutions for AI Applications at the TSMC OIP Event in Santa Clara
MILPITAS, Calif., Oct. 01, 2018 -- Open-Silicon, a system-optimized ASIC solution provider and long-standing member of TSMC’s Value Chain Aggregator (VCA) and Design Center Alliance (DCA) programs, will present on custom SoC platform solutions for AI applications at the TSMC Open Innovation Platform® (OIP) Ecosystem Forum on October 3 in Santa Clara, CA. The company will also demonstrate its comprehensive High Bandwidth Memory (HBM2) IP subsystem solution for 2.5D ASICs in TSMC’s FinFET and CoWoS® technologies.
What:
Custom SoC Platform with IP Subsystems Optimized for FinFET Technologies Enabling AI Applications
Advances in computing power and deep learning have enabled AI to reach a tipping point toward major disruption and rapid advancement. However, these applications require much higher memory bandwidth. System ASIC platforms enable AI applications through training in deep learning and high speed inter-node connectivity, by deploying high speed SerDes, a deep neural network DSP engine, and a high speed high bandwidth memory interface with High Bandwidth Memory (HBM) within a 2.5D system-in-package (SiP).
Open-Silicon’s implementation of a silicon-proven system ASIC platform in TSMC’s FinFET and CoWoS® technologies was initially silicon proven in 16FF+ at 2Gbps data rate, achieving bandwidths up to 256GBps. Keeping up with the ecosystem, the platform quickly evolved to support 2.4Gbps data rate, achieving bandwidths up to >300GBps in 16FFC. Open-Silicon’s next generation platform in 7FF is based on a PPA-optimized HBM2 IP subsystem supporting 3.2Gbps and beyond data rates, achieving bandwidths up to >400GBps.
This presentation will discuss the implementation challenges, solutions and methodologies available to minimize risk, optimize performance, and improve 2.5D SiP manufacturing and yield through best-in-class custom silicon solutions.
Who:
Bhupesh Dasila, SoC Silicon Architect, Open-Silicon
When:
Wednesday, October 3, 1:00 – 1:30 p.m.
Where:
EDA/IP/Services Track, Santa Clara Convention Center, Santa Clara
Demonstration:
When:
Wednesday, October 3, 8:00 a.m. – 6:30 p.m.
Where:
Ecosystem Pavilion, Booth #907, Santa Clara Convention Center, Santa Clara
About Open-Silicon
Open-Silicon, a SiFive company, is a system-optimized custom SoC solution provider. To learn more, visit www.open-silicon.com
|
Related News
- Open-Silicon to Showcase its Spec2Chip IoT SoC Platform Solution Consisting of IoT Edge SoC Platform and IoT Gateway SoC Platform at IoT DevCon Santa Clara on April 26-27, 2017
- Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
- Open-Silicon and Credo Demonstrate Solutions for Deep Learning and Networking Applications at TSMC OIP and Symposium in Amsterdam
- Open-Silicon to showcase ARM Cortex-M based IoT Custom SoC Platform at ARM TechCon
- Open-Silicon and Cadence Collaborate on DSP-Based Custom SoC Platform
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |