Arasan to demonstrate its MIPI DSI, CSI, C-PHY and D-PHY IP Cores at the 2018 MIPI Member Meeting Asia
Arasan Chip Systems a leading provider of mobile storage IP will demonstrate its seamlessly integrated MIPI CSI, DSI, C-PHY and D-PHY IP Cores at MIPI Seoul.
Oct 11, 2018 -- San Jose, CA -- Arasan today announced that they will demonstrate their Total IP Solution for MIPI Imaging and Display at the MIPI Member Meeting Asia to be held in Seoul between the dates of Oct 15-19, 2018. The demonstration will be part of Test Evolution’s MIPI C-PHY and D-PHY Compliance Tester which features Arasan’s C/D-PHY Combo fabricated at TSMC along with it’s CSI and DSI IP Cores. The demonstration will be viewable at the Arasan booth in the exhibits area.
Related |
MIPI CSI-2 controller Receiver v 2.1, Compatible with MIPI C-PHY v1.2 & DPHY v2.1. MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm) MIPI D-PHY TSMC 40LP |
Arasan is one of the sponsors of the MIPI Event in Seoul.
Arasan has been a contributor member of the MIPI Association since 2005 . We also announced the Industry’s first IP for the MIPI Standards including the DSI, CSI and D-PHY IP cores. Arasan today offers the broadest MIPI IP Portfolio with over a billion Arasan MIPI IP based chips in production.
Availability
The Arasan MIPI C-PHY and D-PHY IP Core are available immediately for 12nm, 16nm, 28nm and 40nm SoC Designs seamlessly integrated with its DSI v1.2 and CSI 1.2 IP Cores.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile, automobile and Drone SoC’s. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, HDK, software and optional customization services for mobile connectivity and storage standards. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
|
Arasan Chip Systems Hot IP
Related News
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Arasan announces the immediate availability of its MIPI CSI-2 v2.1 IP supporting C-PHY v1.2 and D-PHY v2.1
- Arasan announces the immediate availability of its MIPI D-PHY / C-PHY Combo IP for TSMC 22nm SoC Designs
- Arasan Announces it's 2'nd Generation MIPI C-PHY / D-PHY IP Combo Core for C-PHY v1.2 Specifications
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |