Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Allegro DVT Introduces High Dynamic Range and High Frame Rate System Compliance Streams for DVB UHDTV
Grenoble, France -- October 15, 2018 -- Allegro DVT, the leading provider of video codec compliance test suites and hardware video IPs, today announced the addition of High Dynamic Range (HDR) and High Frame Rate (HFR) functionalities to its DVB HEVC System test suite for UHDTV.
By adding the new HDR and HFR System compliance streams, Allegro DVT enriches its industry proven DVB HEVC test suite and makes it the ideal tool to allow TV and consumer electronics manufacturers to test their devices for enhanced video capabilities such as higher contrast, enhanced picture colors and sharper images going beyond the 50/60 frame rates.
The Allegro DVT’s DVB HDR and HFR System streams are compliant with the latest revision of the DVB UHD specification published by ETSI as TS 101 154. They cover Hybrid Log Gamma (HLG) and Perceptual Quantizer (PQ) transfer functions and static picture resolutions with 100/120 frame rates using Single PID and Dual PID.
Allegro DVT will also be introducing HDR compliance streams for Advanced Television Systems Committee (ATSC) 3.0 digital TV standard. The ATSC organization has already made provision for various HDR options such as HLG, HDR10, SL-HDR1 and Dolby Vision (SMPTE 2094-10) and recently elevated HDR10+ technology (SMPTE 2094-40) developed by Samsung and Amazon to a candidate standard for adoption as an ATSC 3.0 option. Allegro DVT will be adding support for these various HDR options to its ATSC 3.0 System Compliance test suite to meet market demand.
To find out more about Allegro DVT’s semiconductor video IP solutions, visit us at ARM TechCon (booth #518) in San Jose Convention Center on October 17-18, 2018.
About Allegro DVT
Allegro DVT is a leading provider of H.264/AVC, H.265/HEVC, AVS2, VP9 and AV1 solutions, including industry standard compliance test suites, H.264/AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
|
Allegro DVT Hot IP
Related News
- Allegro DVT AnnounceS the Adoption of its HEVC System Compliance Streams by TPV.
- Allegro DVT releases MV-HEVC and DVB HEVC compliance streams at IBC 2014.
- Synaptics Selects Allegro DVT's VVC Compliance Streams
- Realtek Semiconductor Selects Allegro DVT's H.266/VVC Compliance Streams
- VESA Introduces DisplayHDR True Black High Dynamic Range Standard for Organic Light Emitting Diode (OLED) and other Emissive Displays
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |