Credo First to Publicly Demonstrate 112G SerDes in 7nm at TSMC's 2018 China OIP Forum
San Jose, California, Oct 30th, 2018 – Credo, a global innovation leader in high performance, low power connectivity solutions for 100G, 200G, and 400G port enabled networks, today announced it will demonstrate its advanced high performance, low power, mixed-signal 112Gbps PAM4 SerDes developed in TSMC’s 7nm process technology node at this week’s TSMC 2018 Open Innovation Platform (OIP) Ecosystem Forum in Nanjing, China.
“We are proud to be on the world stage with our partner TSMC showcasing 112G SerDes in TSMC’s advanced 7nm node,” said Jeff Twombly, vice president of marketing and business development of Credo. “End-to-end 112Gbps per lane connections are key to enabling the industry to rapidly build out the next-generation 100G, 400G and 800G Ethernet cloud networks and now merchant silicon providers and system ASIC developers have clear path forward to deliver the required higher bandwidth solutions at lower power and optimum lane count configurations.”
In 2016 Credo demonstrated its unique mixed-signal 112G PAM4 SerDes technology in 28nm to enable low power 100G per lambda optical modules and then quickly migrated the architecture to 16nm to deliver innovative, complementary 112G electrical connectivity solutions. This third port of Credo’s silicon hardened 112G SerDes architecture to 7nm now allows SoC developments to confidently embrace TSMC advanced 7nm processing node.
WHERE: Fairmont Nanjing; TSMC OIP Ecosystem Forum
DEMOS: Credo Booth #23
WHEN: Tuesday, October 30th, 2018; Expo Floor Hours: 9:30am to 5:15pm
WHAT: The TSMC OIP Ecosystem Forum brings together TSMC's design ecosystem companies and TSMC customers to share practical, tested solutions to today's design challenges. Success stories that illustrate TSMC's design ecosystem best practices highlight the event.
About Credo
Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high-performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. Credo makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced process nodes and with complementary product families focused on extending reach and multiplexing to higher data rates. Credo has offices in San Jose, Taiwan, Shanghai and Hong Kong.
For more information: www.credosemi.com
|
Credo Semiconductor Hot IP
Related News
- Credo Demonstrates Industry Leading SerDes on TSMC's 7nm Process at TSMC 2018 OIP Forum and Technology Symposium in Amsterdam
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Credo Demonstrates Single-Lane 112G and 56G PAM4 SerDes IP Solutions at TSMC 2017 OIP Ecosystem Forum
- Credo Demonstrates Single-Lane 112G and 56G PAM-4 SerDes IP at TSMC OIP Forum
- Credo First to Demonstrate 7nm, 112G XSR SerDes
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |