MIPS Goes Open Source
By Junko Yoshida, EETimes
December 17, 2018
Without question, 2018 was the year RISC-V genuinely began to build momentum among chip architects hungry for open-source instruction sets. That was then.
By 2019, RISC-V won’t be the only game in town.
Wave Computing (Campbell, Calif.) announced Monday (Dec. 17) that it is putting MIPS on open source, with MIPS Instruction Set Architecture (ISA) and MIPS’ latest core R6 available in the first quarter of 2019.
Art Swift, hired by Wave this month as president of its MIPS licensing business, described the move as critical to accelerate the adoption of MIPS in an ecosystem.
Going open source is “a big plan” that Wave CEO Derek Meyer, a MIPS veteran, has been quietly fostering since Wave acquired MIPS Technologies in June, explained Swift. Swift himself is a MIPS alumnus who worked at the company as a vice president of marketing and business development for four years.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Codasip Teams Up with Western Digital to Support Adoption of Open‑Source Processors
- Bluespec, Inc. Releases a Second Family of Open-Source RISC-V Processors to Spur Open Innovation
- Open Source Reaches Processor Core
- Small footprint open source hypervisor makes highly efficient use of hardware virtualization technology in Imagination's MIPS CPUs
- Swiss Open-Source Processor Core Ready For IoT
Breaking News
- Enflame leverages Mentor's Tessent DFT solutions for innovative cloud AI chip targeting neural network training
- Revenue Ranking of Global Top 10 IC Design Companies Shows U.S. Companies Having Divergent Performances in 3Q19, Says TrendForce
- Breker Verification Systems Launches Unique RISC-V TrekApp for Automated, High-Coverage System Integration Test Suite Synthesis
- CEA-Leti Builds Fully Integrated Bio-Inspired Neural Network with RRAM-Based Synapses & Analogue Spiking Neurons
- INSPECTOR diagnostic and debug platform passed the PCIe 4.0 compliance
Most Popular
- Cobham Releases RISC-V Processor IP Core
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
- MediaTek selects Nucleus RTOS for next-generation modem technology
- Cobham Releases LEON5 Processor IP Core
- Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP