English
A New DSP Approach to Accelerate 5G and AI Design Development
By Lauro Rizzatti
January 14, 2019
VSORA, a startup from Paris, recently emerged from stealth mode with a new approach to accelerate 5G broadband design. Khaled Maalej, its founder and CEO, and I recently talked about VSORA’s multicore digital signal processing (DSP) intellectual property (IP) and development flow for 5G and AI applications.
Serial entrepreneur Maalej and VSORA’s founders come from DiBcom, a Parisian startup (now part of Parrot) that designed chipsets for low-power mobile TV and radio reception. Over several years at DiBcom, they noticed that the development of high-bandwidth baseband systems was not evolving and improving. They determined that this was due to the inadequacy of the heavily sequential development flow that forced a time-consuming feedback loop between algorithmic designers and DSP hardware developers.
As Maalej continued, he explained that algorithmic engineers would devise an algorithm in the MATLAB environment. Once they trusted that their creation provided satisfactory results, they would freeze the algorithm and pass it over to the DSP developers for implementation. That group would spend a couple of months implementing a thoroughly verified register transfer level (RTL) design of the algorithm.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Prophesee, DMP partner to accelerate development of embedded machine vision and artificial intelligence (AI) applications using Event-Based Vision approach
- Cadence Collaborates with TSMC to Accelerate Mobile, AI and Hyperscale Computing Application Development on N3 and N4 Processes
- SiFive and Samsung Foundry Extend Partnership to Accelerate AI SoC Development
- Synopsys Unleashes PrimeSim Continuum Solution to Accelerate the Design of Hyper-Convergent ICs for Memory, AI, Automotive and 5G Applications
- DSP Group and Inside Secure Collaborate on Development of Advanced Secured AI Processors
Breaking News
- First Full-fledged Side Channel Attack on HMAC-SHA-2
- New Cadence Tensilica FloatingPoint DSP Family Delivers Scalable Performance for a Broad Range of Compute-Intensive Applications
- Synopsys Replenishes Repurchase Authorization up to $500 Million
- Qualcomm, MediaTek Fill Vacuum HiSilicon Left in Smartphones
- Advantest Developing Innovative Methodologies for High-Speed Scan and Software-Based Functional Testing
Most Popular
- Rambus to Acquire PLDA, Extending Leadership with Cutting -Edge CXL and PCI Express Digital IP
- Rambus to Acquire AnalogX, Accelerating Next-Generation Data Center Interface Solutions
- Qualcomm, MediaTek Fill Vacuum HiSilicon Left in Smartphones
- Synopsys Replenishes Repurchase Authorization up to $500 Million
- Rambus Advances New Era of Data Center Architecture with CXL Memory Interconnect Initiative