Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
HDL Design House Webinar: Reducing Integration and Verification Effort in SoC Design
HDL Design House invites you to join the free January 29th, 2019 webinar on optimizing SoC development challenges and achieving reduced time-to-market and built-in security.
Belgrade, Serbia – January 15th, 2019 – HDL Design House, provider of digital, analog, and back-end design and verification services and products in numerous areas of SoC, will host a webinar with Arm on SoC design and verification best practices for accelerated time-to-market on January, 29th, 2019. The webinar will be presented by Mike Eftimakis, senior IoT product manager, Arm and Vojislav Krvavac, digital design engineer, HDL Design House.
With increased complexity of designing secure SoC, along with growing challenges in integration and verification stages, managing SoC design efficiently has become a crucial component for successful tape-out. The latest trends and developments in the semiconductor industry demand advanced and integrated solutions to meet aggressive schedules without compromising quality.
The webinar will address the above requirements, providing the attendees answers on how to reduce design and integration effort, lower design risk and accelerate time-to-market. The webinar presenters will also illustrate real life example of overcoming challenges and achieving customer requirements quickly and efficiently. Finally, the reasons why security should be a cornerstone of SoC design and how to reduce time-to-security will be given.
This online event is intended for engineering directors, design and verification managers and engineers needing to optimize SoC development activities for schedule, budgets and technical excellence.
The webinar is taking place on Tuesday, January 29th, 2019, at 9am and 5pm GMT and is free to attend. Joining instructions are available on the webinar registration page.
About HDL Design House:
HDL Design House delivers leading-edge digital, analog, and back-end design and verification services and products in various architectures and numerous areas of SoC and complex FPGA designs. The company also develops IP cores, and component (VITAL) models for major SoC product developers. Founded in 2001 and currently employing 170 engineers working in three design centers in Serbia and Greece, HDL Design House’s mission is to deliver high quality products and services, with flexible licensing models, competitive pricing and responsible technical support. The company was awarded ISO 9001:2015 and ISO/IEC 27001:2013 certifications in December 2006 and has achieved certifications from Direct Assessment Services (DAS). HDL DH joined the Arm® Approved Design Partner program, through which leading SoC design houses are recognized by Arm as accredited partners in specific technologies and activities. For more information, please visit www.hdl-dh.com.
|
Related News
- Design Verification Challenges in Modern SoCs - HDL Design House Webinar
- HDL Design House develops its first full SoC from architecture definition to tapeout for an external customer
- Breker Verification Systems Joins RISC-V International as a Strategic Member to Drive Cache Coherency and SoC Integration Verification Methodologies
- HDL Design House Introduces Expandable SoC IoT Platform
- Live webinar by Dolphin Integration: how to design an energy-efficient SoC in advanced nodes for increasing battery lifetime for IoT applications
Breaking News
- YorChip and Digitho developing breakthrough 2D Chiplet Packaging for Mass Markets
- GUC Monthly Sales Report - November 2024
- Advanced Processes and Chinese Policies Drive 3Q24 Global Top 10 Foundry Revenue to Record Highs, Says TrendForce
- Ceva-NeuPro-Nano Wins Product of the Year Award at Prestigious EE Awards Asia Event
- IP players prominent in chiplet's 2024 diary
Most Popular
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- Marvell Unveils Industry's First 3nm 1.6 Tbps PAM4 Interconnect Platform to Scale Accelerated Infrastructure
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Comcores Announces Availability of its Ultra-Compact Ethernet TSN End Station Controller IP for Automotive Networks
- Now Gelsinger is gone, what is Intel's Plan B?
E-mail This Article | Printer-Friendly Page |