MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
TRUECHIP Introduces TruEYE -The Debug GUI - A Unique tool for design & verification
San Jose, CA, February 25th 2019 -- Truechip, the Verification IP Specialist, today announced that it has introduced the commercial version of a unique debug GUI for design & verification industry named as TruEYETM. This announcement coincides with the DVCon US 2019 where Truechip is the Silver Sponsor to the event.
On this occasion, Mr. Nitin Kishore, CEO, Truechip, said, “TruEYETM is a futuristic debug tool. It brings a paradigm shift from signal level to transaction level debug, which not only enables faster debug but also aids to show the transactions stitched together. This rapid and convenient GUI, in addition, provides ease of integration, configuration, search and error detection. By use of this tool, lesser experienced verification engineers can also debug easily, which reduces the load of experienced engineers and helps to utilize time more efficiently.”
“It also provides at a glance, in-depth and relevant information like FSM state, important configurations, the commands being carried on, the previous and next transactions, suggested reasoning for the error, thus enabling very fast debug of the root cause”, added Mr. Kishore.
Speaking on the occasion, Mr. Saurabh Agarwal, Head, Marketing & Sales, Truechip, said, “We are excited to add TruEYETM in our extensive product portfolio of verification IP’s which will enables designers to efficiently design and verify the latest devices and subsystems and accelerate verification closures."
He further added “The market has huge demand for Truechip’s VIP’s that are known for their quality, reliability and performance, across the globe.
About Truechip:
Truechip, The Verification IP Specialist, is a leading provider of Verification IP solutions, which aid to accelerate IP/ SoC design thus lowering the cost and the risks associated with the development of ASIC, FPGA and SoC. With its global development center in India, Truechip serves over 50 customers in many countries including US, Israel, Taiwan, Japan, France, Germany, India and China. The company participates in numerous global events including DAC, DVCON, MIPI DEVCON and SemIsrael. The team consists of over 150 engineers with an average experience of five years. Truechip has been serving customers for a decade in VLSI and offers Industry’s first 24x5 technical support.
|
Truechip Solutions Hot Verification IP
Related News
- Truechip Introduces Automation Products - NoC Verification and NoC Performance - for Revolutionizing the Verification Spectrum
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
- PLDA Announces a Unique CXL Verification IP Ecosystem, Delivering Robust Verification That Reduces Time-to-Design for CXL 2.0 Applications
- Truechip Collaborates with Gowin Semi for Verification of USB Type C & PD
- Truechip Partners with Advinno to Market Verification IP Products in Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia, Brunei & Cambodia
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |