Intel Announces First 58Gbps FPGA Transceiver in Volume Production Enabling 400G Ethernet Deployment
March 5, 2019 -- At the Optical Fiber Communications (OFC) conference in San Diego this week, Intel’s Programmable Solutions Group is showcasing market-leading 58Gbps transceiver technology integrated on the Intel® Stratix® 10 TX FPGA — the world’s first field programmable gate array (FPGA) with 58Gbps PAM4 transceiver technology now shipping in volume production and enabling 400Gb Ethernet deployment.
“As we continue to deliver product innovations and capabilities that allow for higher data ingest and processing speeds critical for networking and data center applications, this is a powerful example of how Intel FPGAs bring real value to our customers.”
–Dan McNamara, Intel senior vice president and general manager of the Programmable Solutions Group
Why It’s Important: This industry-leading technology doubles transceiver bandwidth performance when compared to traditional solutions. It is critical for applications where high bandwidth is paramount, including: networking, cloud and 5G applications, optical transport networks, enterprise networking, cloud service providers, and 5G. By supporting dual-mode modulation, 58Gbps PAM4 and 30Gbps NRZ, new infrastructure can reach 58Gbps data rates while staying backward-compatible with existing network infrastructure.
The Stratix 10 TX FPGA with 58Gbps PAM4 transceiver technology provides system architects with higher transceiver bandwidth and hardened IP to address the insatiable demand for faster and higher density connectivity.
“The 400Gb Ethernet and QSFP-DD market is evolving at a fast pace. And being first to market with a portable solution is instrumental to enable the transition from lab to the field. We were excited to work closely with Intel to deliver our next-generation test module with the only production FPGA technology supporting native 58Gbps PAM4,” says Ildefonso M. Polo, vice president of Product Marketing at VeEX.
What It Does: To facilitate the future of networking, Network Function Virtualization (NFV) and optical transport solutions, Intel Stratix 10 TX FPGAs provide up to 144 transceiver lanes with serial data rates of 1 to 58Gbps. This combination delivers a higher aggregate bandwidth than any current FPGA, enabling architects to scale to 100Gb, 200Gb and 400Gb delivery speeds.
A wide range of hardened intellectual property cores, including 100Gb MAC and FEC, deliver optimized performance, latency and power.
What It Delivers: Intel Stratix 10 FPGA 58Gbs transceivers are interoperable with 400G Ethernet FPGAs, using only eight channels to support new high-bandwidth requirements for routers, switches, active optical cables and direct attach cables, interconnects, and test and measurement equipment.
What the Future Holds: At Intel Architecture Day, Intel unveiled a 112G PAM4 high-speed transceiver test chip built on 10nm process technology. The chip will be incorporated into Intel’s next-generation FPGA product families, supporting the most demanding bandwidth requirements in next-generation data center, enterprise and networking environments.
More Context: Intel FPGAs and Programmable Devices | Programmable Solutions Group News
The Small Print: Intel technologies’ features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. 28G is considered a traditional solution. Intel product can achieve over 57Gbps. No computer system can be absolutely secure. Check with your system manufacturer or retailer, or learn more at intel.com.
|
Altera Hot IP
Related News
- ZTE Designs Virtex-6 FPGAs Into IP Transport Network Platform, Enabling 100G Ethernet Service Deployment
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- Intel Delays 10nm Volume Production Until 2019
- intoPIX Bridges the Worlds of Professional Video Production and Ethernet Networks with New AVB FPGA IP-cores
- Xilinx and TSMC Reach Volume Production on all 28nm CoWoS-based All Programmable 3D IC Families
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |