OCP 2019: eSilicon to demonstrate 56G DSP SerDes over a 5-meter cable assembly in Samtec booth
March 12, 2019 -- San Jose, Calif. -- eSilicon, a leading provider of FinFET-class ASICs, market-specific IP platforms and advanced 2.5D packaging solutions, will demonstrate its 7nm FinFET-class SerDes IP product at OCP 2019.
What
SerDes Demonstration: Samtec booth at OCP
San Jose Convention Center
Thursday-Friday
March 14-15, 2019
Using Samtec ExaMAX Backplane Connector paddle cards and a five-meter ExaMAX Backplane Cable Assembly, eSilicon will demonstrate the performance, flexibility and extremely low power consumption of its 7nm, 56G PAM4 and NRZ DSP-based long-reach SerDes.
The demonstration will drive four high-speed SerDes lanes in three configurations:
- CPRI NRZ modulation with point-to-point links
- 50G Ethernet PAM4 modulation with point-to-point links
- 56 Gbps PAM4 modulation with point-to-point links
Real-time data associated with all channels will also be displayed to demonstrate the robustness and low power of the device, including:
- Voltage histograms, pre- and post-DSP
- Signal-to-noise ratio (SNR)
- Equalization
- Eye diagrams
- Bit error rate (BER) monitor
About OCP
March 14-15, 2019
San Jose Convention Center
San Jose, Calif., USA
The 2019 Open Compute Project (OCP) Global Summit brings together more than 3,400 key decision makers, executives, engineers, developers and suppliers. Together, they help grow, drive and support the open hardware ecosystem in, near and around the datacenter and beyond.
About eSilicon
eSilicon provides complex FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions. Our ASIC-proven, differentiating IP includes highly configurable 7nm 56G/112G SerDes plus networking-optimized 16/14/7nm FinFET IP platforms featuring HBM2 PHY, TCAM, specialized memory compilers and I/O libraries. Our neuASIC™ platform provides AI-specific IP and a modular design methodology to create adaptable, highly efficient AI ASICs. eSilicon serves the high-bandwidth networking, high-performance computing, AI and 5G infrastructure markets. www.esilicon.com
|
Related News
- OFC 2019: eSilicon to demonstrate two 7nm IP products, 56G DSP SerDes over a 5-meter Samtec cable assembly and a complete HBM2 PHY subsystem
- DesignCon 2019: eSilicon to demonstrate 7nm 56G DSP SerDes over 5-meter Samtec cable assembly
- Linley Spring Processor Conference 2019: eSilicon to demonstrate 7nm DSP SerDes over a 5-meter cable assembly and present on IP platforms
- ISSCC 2019: eSilicon to present a paper and demonstrate 7nm 56G DSP SerDes operation over a five-meter cable assembly
- ECOC 2019: eSilicon to Demonstrate 7nm 58G DSP-Based SerDes Over Seven-Meter and Three-Meter Samtec Cable Assemblies
Breaking News
- Axiomise Launches Next-Generation formalISA App for RISC-V Processors
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs
- The game-changing addition of intoPIX JPEG XS codec by Providius heralds a new era of IP media analysis
Most Popular
- Intel Foundry Services Ushers in a New Era
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
- Nanusens announces that it can now create ASICs with embedded sensors
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Industry Leaders Launch RISE to Accelerate the Development of Open Source Software for RISC-V
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |