Cadence Digital Implementation and Parasitic Extraction Tools Enabled for Samsung Foundry Gate-All-Around Technology
SAN JOSE, Calif. -- Mar 29, 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that the Cadence® Innovus™ Implementation System and Quantus™ Extraction Solution are now enabled for the Samsung Foundry Gate-All-Around (GAA) technology. The Cadence tools have been confirmed to meet Samsung Foundry’s technology requirements, which lets customers who produce high-end products for the mobile, networking, server and automotive markets leverage GAA technology. Additionally, the long-term collaboration between Cadence and Samsung resulted in a successful test vehicle tapeout using this extreme ultraviolet (EUV) technology.
Cadence provided Samsung Foundry with advanced design methodologies for the Innovus Implementation System and Quantus Extraction Solution to ensure signoff verification was completed for the test vehicle tapeout. The Innovus Implementation System delivered optimized performance with Samsung’s advanced design rules, while the Quantus Extraction Solution demonstrated strong correlation with implementation, resulting in the on-time tapeout of the industry-standard CPU block. To learn more about the Cadence Innovus Implementation System, please visit www.cadence.com/go/innovusgaa. For more information on the Cadence Quantus Extraction Solution, visit www.cadence.com/go/quantusgaa.
“Through our ongoing collaboration with Cadence, the Innovus Implementation System and Quantus Extraction Solution enablement was confirmed, which resulted in the successful test vehicle tapeout for GAA process development,” said Jung Yun Choi, vice president of the Design Technology Team at Samsung Electronics. “Customers creating state-of-the-art designs for emerging high-end markets can look to Cadence and Samsung to deliver advanced GAA technology to support these innovations.”
“By collaborating with Samsung Foundry, we’re continuing to drive advanced-node design innovation in evolving areas like mobile, networking, server and automotive applications,” said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. “The Innovus Implementation System and the Quantus Extraction Solution are enabled for the Samsung Foundry GAA technology to optimize power, performance and area to meet competitive market demands.”
The Innovus Implementation System and Quantus Extraction Solution are part of the broader Cadence digital and signoff portfolio. The integrated Cadence full-flow digital and signoff tools provide a fast path to design closure and better predictability and support the company’s overall System Design Enablement strategy, which enables systems and semiconductor companies to create complete, differentiated end products more efficiently.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Full-Flow Digital and Signoff Tools Certified on Samsung Foundry's 7LPP Process Technology
- Cadence Digital, Signoff and Custom/Analog Tools Enabled on Samsung's 7LPP and 8LPP Process Technologies
- Cadence Digital and Signoff Tools Certified on Samsung Foundry's 14LPP Process
- Cadence Delivers Certified, Innovative Backside Implementation Flow to Support Samsung Foundry SF2 Technology
- Cadence Digital and Custom/Analog Design Flows Certified for Samsung Foundry's SF2 and SF3 Process Technologies
Breaking News
- Intel to place US$14 billion orders with TSMC, says report
- M31 Completes Validation of 7nm ONFI 5.1 I/O IP - Targeting for the Global AI Big Data Storage Market
- Manufacturers Anticipate Completion of NVIDIA's HBM3e Verification by 1Q24; HBM4 Expected to Launch in 2026, Says TrendForce
- Untether AI Joins UCIe Consortium to Drive Chiplet Technology and Energy-Centric AI Acceleration
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
Most Popular
- Bridging the Talent Gap in Flanders' Semiconductor Industry
- Market Leaders Collaborate with Synopsys to Realize Gains of Generative AI Across Synopsys.ai Full EDA Stack
- Broadcom lays off 1,100; may lay off more
- Tenstorrent Gains Momentum in Asia With Rapidus Partnership
- Arm Extends Cortex-M Portfolio to Bring AI to the Smallest Endpoint Devices
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |