Arteris IP FlexNoC Interconnect Licensed by Samsung's System LSI Business for Digital TV Chips
NoC interconnect enables high bandwidth and low latency on-chip communications while increasing functional safety diagnostic coverage
CAMPBELL, Calif. –April 23, 2019– Arteris IP, the world’s leading supplier of innovative, silicon-proven network-on-chip (NoC) interconnect semiconductor intellectual property, today announced that Samsung’s System LSI Business has renewed multiple Arteris IP FlexNoC Interconnect licenses for use in multiple high-performance digital TV (DTV) processing chips utilizing Samsung’s latest semiconductor technology process nodes.
Related |
FlexNoC 5 Network-on-Chip (NoC) ![]() |
Samsung first licensed FlexNoC interconnect IP in 2010. Since then, Samsung has used Arteris interconnect IP to enable complex SoC architectures in chips like the Exynos mobile processors and other electronic systems.
“Over many years, FlexNoC interconnect IP has helped us accelerate implementation of our digital TV chip designs on our latest semiconductor process nodes,” said Mr. Jaeyoul Lee, Vice President, at Samsung Electronics. “This core interconnect technology is required to develop complex and highly optimized chips in a predictable, low-risk fashion.”
“We are proud to help Samsung accelerate the deployment of digital TV SoCs designs using their latest technology process nodes,” said K. Charles Janac, President and CEO of Arteris IP. “Samsung’s adoption of Arteris FlexNoC interconnect IP is proof of our technology’s critical role in allowing design teams to create highly optimized chips with lower cost and predictable schedule risk.”
About Arteris IP
Arteris IP provides network-on-chip (NoC) interconnect IP to accelerate system-on-chip (SoC) semiconductor assembly for a wide range of applications from AI to automobiles, mobile phones, IoT, cameras, SSD controllers, and servers for customers such as Baidu, Mobileye, Samsung, Huawei / HiSilicon, Toshiba and NXP. Arteris IP products include the Ncore cache coherent and FlexNoC non-coherent interconnect IP, the CodaCache standalone last level cache, and optional Resilience Package (ISO 26262 functional safety), FlexNoC AI Package, and PIANO automated timing closure capabilities. Customer results obtained by using Arteris IP products include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com
|
Arteris Hot IP
Related News
- Arteris IP FlexNoC Interconnect and AI Package Licensed by Blue Ocean Smart System for AI Chips
- Arteris FlexNoC Interconnect IP is Licensed for use in Select Samsung SUHD TV Models
- Arteris IP FlexNoC Interconnect Licensed by Eyenix for AI-Enabled Imaging/Digital Camera SoC
- Arteris IP FlexNoC Interconnect Licensed for Use in SK Telecom SAPEON AI Chips
- Arteris IP FlexNoC Interconnect & Resilience Package Again Licensed by Black Sesame for ISO 26262-Compliant Automotive ADAS Chips
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |