Does a SCM Controller Need a Translation Table?
Gary Hilson, EETimes
May 11, 2019
TORONTO – A startup has an idea for a persistent memory controller it believes will help get the most of performance from a storage class memory (SCM) by doing away with translation tables.
Wolley’s patented table-less architecture was developed with SCMs in mind, said president and co-founder Bernard Shung, in telephone interview with EE Times. It offers the potential of faster performance by using fewer states than existing controllers by removing the need for a flash translation layer (FTL) address table. The technology also eliminates the need for a large backup energy cap, he said, and through its design, fundamentally resolves the difficult issue of synchronization.
Shung said that Wolley’s technology reflects the company’s conviction that an SCM requires a fundamentally different controller, one that is table-less. With speeds approaching that of DRAM and the capacity and non-volatility of NAND, an SCM has been a “dream device” for decades. Added Shung, “It wasn’t until Intel/Micron announced 3D Xpoint in 2015 that people started to pay serious attention to it.”
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024