1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Silicon Labs Partners with Pulsic, Selecting Animate as Its Automated Layout Solution for Analog IC Designs
Animate accelerates design layout time from one week to one day
SAN JOSE, CA – May 15, 2019 — Pulsic, the premier provider of custom physical design tools for precision design automation of analog/mixed-signal designs, today announced that Silicon Labs will use Pulsic’s Animate solution for its forthcoming IC analog designs.
Pulsic’s Animate™ is the first complete automated layout system built from the ground up for transistor-level analog design. Animate overcomes traditional challenges to automating analog IC design, in which solutions have attempted to improve specific portions of the design flow, but still required significant user intervention to generate “manual-quality” layout.
Animate not only automates the layout, but its new and innovative interactive features give layout designers the ability to add their expertise and fine tune the automated results early in the layout process.
“In our initial evaluation of Animate, we needed to achieve both efficiency and quality for our analog IC layouts, and Animate provided excellent results equal to using traditional approaches but in far less time,” said Stretch Young, director of layout at Silicon Labs. “Collaborating with Pulsic, we see opportunities to improve the quality of our layout, which will increase productivity and save design time.”
Built specifically for analog layout, Animate’s PolyMorphic LayoutTM technology delivers multiple layouts from a schematic using automatic constraint extraction and truly simultaneous placement and routing. Animate gives designers an easy-to-use layout tool that automatically generates constraints based on netlist topology analysis. This eliminates the need for time-consuming manual constraint entry and management. While constraints are derived automatically, they can be edited by the user quickly and easily to explore various layout configurations.
“We are pleased to partner with Silicon Labs and support their design teams in producing quality layouts with ease of use, allowing accurate simulations early in the design process,” said Mark Williams, co-founder and CEO, Pulsic. “Once the schematics are loaded into Animate, within 10 minutes the designer has layout options that can be fine-tuned if required with no loss of quality. Our collaboration will allow Silicon Labs to achieve results in one day that would have taken one week with traditional layout approaches.”
Visit Pulsic in Booth #936 at the upcoming Design Automation Conference (DAC) to learn more about Animate and the company’s physical design solutions. Sign up today for a private demo with Pulsic at DAC.
The 56th DAC will be held in the Las Vegas Convention Center in Las Vegas, Nevada from Sunday, June 2 to Thursday, June 6.
About Pulsic
Pulsic is an electronic design automation (EDA) company offering production-proven chip planning and implementation solutions for extreme custom design challenges at advanced nodes. Leading semiconductor companies use Pulsic’s physical design software to achieve significant improvements in their design productivity through layout automation using Pulsic’s advanced solutions. Complementary to existing design flows, standards, and databases, Pulsic technology delivers handcrafted quality faster than manual design or other EDA software solutions. Pulsic has delivered successful tapeouts for IDMs and fabless customers in the memory, FPGA, custom digital, LCD, imaging, and AMS markets worldwide. For more information, please visit http://www.pulsic.com.
|
Related News
- Pulsic Delivers Real-Time, Accurate, Layout Previews to Analog Circuits Designers with the new Animate Preview
- Siemens introduces mPower power integrity solution for analog, digital and mixed-signal IC designs
- Veriest and Kudelski IoT collaborate to accelerate the integration of highly robust silicon security features in IC designs
- Silvaco Partners with HDL Design House for Analog and Digital IC Design Services
- Fabless, Analog IC Provider Silicon Line Secures Funding to Pursue Fast-Growing Markets for Its Patented PHY Layer Chips
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |