Synopsys Design and Verification Solutions Enable Astera Labs to Develop Industry's First PCIe 5.0 Retimer SoC
Industry's First Full-chip Implementation and Verification Completed Entirely on Amazon Web Services Cloud
MOUNTAIN VIEW, Calif., May 30, 2019 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Astera Labs successfully utilized Synopsys' Fusion Design Platform™, Verification Continuum™ Platform, and Design Services to develop its breakthrough connectivity technology for next-generation servers, all running on Amazon Web Services (AWS). The collaboration represents two game-changing industry milestones: the first large-scale design fully implemented and verified from start to finish on a third-party public cloud, and the industry's first PCIe 5.0 retimer for heterogenous compute and workload-optimized servers.
"At Astera Labs, we are intensely focused on delivering high-quality solutions to our customers. We collaborated with Synopsys, a leader in EDA tools and PCIe technology, to ensure our products meet PCIe Gen-5 specifications and are geared for high-volume manufacturing," said Jitendra Mohan, chief executive officer at Astera Labs. "Our High-Performance Compute (HPC) infrastructure is hosted entirely on AWS and we heavily leveraged the scale of AWS and the cloud-scalability of Synopsys tools to accelerate our development schedule."
"We are excited to collaborate with Synopsys, a market leader in chip design and verification software. Together, we are providing groundbreaking cloud solutions for our mutual semiconductor customers, which represent a significant milestone, creating smart products and devices for solutions involving IoT, machine learning, artificial intelligence, and big data," said Terry Wise, vice president, Channels and Alliances, Amazon Web Services, Inc. "By leveraging the power of AWS, Synopsys is able to further semiconductor innovation and help Astera Labs reduce time-to-results."
"In our collaboration with industry leaders and our ecosystem, we continue to work closely with innovators to enable next-generation designs with a broad and complete solution," said Deirdre Hanford, co-general manager of the Design Group at Synopsys. "Our collaboration with pioneers such as Astera Labs breaks new ground in what can be achieved in combining leading EDA technology and cloud computing."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- eInfochips provides SOC engineering services to Astera Labs in developing industry's first PCIe 4.0 & 5.0 Smart Retimer SoC.
- Astera Labs Verifies Its System-Aware PCI Express 5.0 Smart Retimer Using Avery Design Systems PCIe 5.0 Verification IP
- SiFive Selects Synopsys Fusion Design Platform and Verification Continuum Platform to Enable Rapid SoC Design
- Astera Labs Accelerates PCI Express 5.0 System Deployment in Collaboration with Intel and Synopsys
- Truechip Announces First Customer Shipment of PCIe Gen 5 and JESD204C Verification IP
Breaking News
- Xilinx Introduces Kria Portfolio of Adaptive System-on-Modules for Accelerating Innovation and AI Applications at the Edge
- Synopsys Unleashes PrimeSim Continuum Solution to Accelerate the Design of Hyper-Convergent ICs for Memory, AI, Automotive and 5G Applications
- Movellus Launches Maestro Intelligent Clock Network Platform for SoC Designs
- Rambus Joins DARPA Toolbox Initiative with State-of-the-Art Security and Interface IP
- TSMC certifies Aprisa place-and-route solution from Siemens on TSMC's N6 process
Most Popular
- TSMC Boosts Capital Budget Again, to $30B
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- Groq Closes $300 Million Fundraise
- 2020 Global Semiconductor Equipment Sales Surge 19% to Industry Record $71.2 Billion, SEMI Reports
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |