English
Avery Design Systems Announces SimCluster GLS to Accelerate Gate-Level Sign-Off Simulations
TEWKSBURY, MA. -- May 30, 2019 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of SimCluster GLS that performs gate-level parallel simulation to achieve 3-5X speed up of sign-off simulations.
“As chips get larger the feasibility of performing post-layout SDF-based gate-level simulation gets harder and harder,” said Chris Browy, VP Sales/Marketing. SimCluster GLS performs scalable parallel simulation using VCS, Xcelium, or Questa in either multi-core and datacenter cluster compute environments to simulate faster and shrink turn-around times on sign-off simulations.
Highlights of the new SimCluster GLS solution:
- No design changes, no testbench changes, no SDF changes
- Engines run with cycle-based or lock-step synchronization
- Supports all three major simulators (Xcelium/VCS/Questa)
- Simulation analyzer tool generates design block workload, port change activities, interconnect complexity between blocks, synchronization analysis, and design hierarchy report
- Automatic coarse-grained partitioning of flat and hierarchical netlists
- Patent pending methods further optimize performance
Visit us at the Design Automation Conference in Las Vegas during June 2-6.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CCIX, CXL, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, DDR/LPDDR, HBM, ONFI/Toggle, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
||||||
Avery Design Systems Hot Verification IP
Related News
- DeFacTo Unveils New Design for Test Product that Eliminates Need for Gate-level Scan; Creates Industry's First High-level DFT Sign-off Methodology
- Avery Design Systems Unveils SimXACT for Elimination of X Pessimism Issues in Gate-Level Simulation and Upgrades XVER X Verification
- Real Intent Announces Verix Multimode DFT Static Sign-Off Tool
- Real Intent Awarded U.S. Patent for Methods and Systems for Correcting X-pessimism in Gate-level Simulation or Emulation
- Intento Design Cooperates with STMicroelectronics to Accelerate Analog Design and Migration of FD-SOI Chips at Functional Level
Breaking News
- Flex Logix Announces EFLX eFPGA Emulation Models For The Cadence Palladium Z1 Platform
- ESD Alliance Reports Electronic Design Automation Industry Revenue Growth for Q1 2020
- Analog Devices Announces Combination with Maxim Integrated, Strengthening Analog Semiconductor Leadership
- Mentor collaborates with Samsung Foundry to boost product yield and streamline in-fab memory testing
- DMP releases AI Processor IP Core "ZIA DV740"
Most Popular
- Arm intends to strengthen focus on core semiconductor IP business growth
- Imec and GLOBALFOUNDRIES Announce Breakthrough in AI Chip, Bringing Deep Neural Network Calculations to IoT Edge Devices
- Global Semiconductor Sales Increase 5.8 Percent Year-to-Year in May; Annual Sales Projected to Increase 3.3 Percent in 2020, 6.2 Percent in 2021
- Imagination announces latest licensing deal with NXP
- Apple to Start Mass Producing Self-Designed Mac SoC, Projected to Cost under US$100, in 1H21, Says TrendForce
|
E-mail This Article | 
|
|
Printer-Friendly Page |