Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Faraday Adopts Synopsys SpyGlass Design Handoff Kit to Ensure High Design Quality
New Kit Provides Infrastructure for Checking, Reporting, and Packaging of ASIC Designs
MOUNTAIN VIEW, Calif., June 5, 2019 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Faraday Technology Corporation, a leading fabless ASIC and IP provider, has adopted Synopsys' SpyGlass® Design Handoff Kit. Faraday has deployed the SpyGlass Design Handoff Kit to ensure ASIC designs meet design quality requirements before initiating ASIC design service and production. The kit enables the required infrastructure for checking, reporting, and design packaging before handoff to the design service team. The software and methodologies needed to implement Faraday's IP and system-on-chip (SoC) design qualification requirements will also be integrated into the SpyGlass Design Handoff Kit.
"We have worked closely with Synopsys to refine the process of validating the delivered quality of third-party silicon IP and SoC designs at the RTL level," said Kun-Cheng Wu, senior AVP of R&D at Faraday. "Faraday is using the SpyGlass Design Handoff Kit to guarantee design quality at handoff from IP providers and customers, reducing errors and iterations before ASIC production and accelerating time-to-market for our customers."
Faraday requires IP providers and customers to validate their designs with the SpyGlass Design Handoff Kit to ensure a minimum level of completeness before handoff. SpyGlass, the industry-leading static solution, is the de facto tool for rule checking. The SpyGlass Design Handoff Kit is packaged with the necessary methodology and scripts to produce a design summary, dashboard, and datasheet detailing the fulfillment of all requirements.
"Starting with high-quality IP and design deliverables is a critical requirement for effective ASIC production," said Sridhar Seshadri, vice president of engineering for the Verification Group at Synopsys. "We are confident in the ability of our SpyGlass product to improve the handoff of IP and ASIC designs between members of the semiconductor ecosystem."
Availability
The SpyGlass Desgin Handoff Kit is available now.
Additional Resources
For more information on SpyGlass please visit: https://www.synopsys.com/verification/static-and-formal-verification/spyglass.html
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Faraday Adopts Synopsys' Platform Architect and Hybrid Prototyping Solutions to Expand Design Services
- Faraday Receives ISO9001: 2015 Plus Award, Proving the High Quality of its Design Service for Customers
- Synopsys Launches Industry's First Complete 1.6T Ethernet IP Solution to Meet High Bandwidth Needs of AI and Hyperscale Data Center Chips
- Synopsys Delivers Higher Productivity and Quality for Advanced-Node 5G/6G SoCs on Samsung Foundry's Low-Power Process
- Samsung Foundry Adopts Leading Voltage-Timing Signoff Solution from Synopsys and Ansys for Advanced-Node, Energy-Efficient Chips
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |