Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
Palladium Cloud’s scalability and ease of deployment enables Acacia to meet its capacity needs while accelerating ASIC development
SAN JOSE, Calif. -- June 19, 2019 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Acacia Communications, Inc. has adopted the Cadence® Palladium® Z1 Enterprise Emulation Platform to accelerate the development of its DSP ASICs for optical networking applications. Using Palladium Z1 emulation technology, Acacia was able to accelerate execution by months over the traditional simulation-only approach for ASIC verification. With Cadence’s cloud-based usage model, Acacia was able to compile the full multi-hundred-million gate digital content for the platform locally, upload the image, and run tests of thousands of frames across many modes of operation in overnight regressions via the Palladium Cloud.
For more information on the Palladium Z1 emulation platform, please visit www.cadence.com/go/PalladiumZ1.
Acacia selected the Palladium Z1 platform for the development of its DSP ASICs due to the platform’s ability to execute synthesizable models at speeds far greater than classic simulation, enabling Acacia to execute tests that were not previously possible, while also helping ensure that the ultra-low-power requirements were being met.
“In order to build a high-performance, low-power optical module, we needed a solution that could accommodate designs of up to 650M gates,” said Jon Stahl, director of ASIC at Acacia Communications. “The Cadence Palladium Z1 Enterprise Emulation Platform was the best choice, meeting our complex requirements for our DSP ASIC development. The Palladium Z1 platform proved to be easy to adopt, manage and scale, providing our engineering teams with the ability to deliver high-quality, innovative designs while adhering to tight deadlines. In particular, we found the cloud-based model, the debug features, and the top-notch support, to be compelling reasons to choose this solution.”
The Palladium Z1 Enterprise Emulation Platform is part the Cadence Verification Suite, comprised of best-in-class core engines, verification fabric technologies and solutions that increase verification throughput. The Verification Suite supports the Cadence Intelligent System Design strategy, enabling SoC design excellence.
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
|
Cadence Hot IP
Related News
- Fujitsu Adopts Cadence Palladium Z1 Enterprise Emulation Platform for Post-K Supercomputer Development
- Nuvoton Accelerates the Development of its MCU Designs with the Cadence Palladium Z1 Enterprise Emulation Platform
- Cadence Palladium Z1 Enterprise Emulation Platform Enables GUC to Accelerate SoC Design
- Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip's Data Center Solutions SoC Development
- Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Platform
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |