New IP catalog from Terminus Circuits
July 16, 2019 -- Terminus Circuits announces the availability of it's AMS ( Analog Mixed Signal) IP design kits for TSMC 28nm HPC and HPC+ process technologies. This IP portfolio includes PCIe Gen4 with backward compatibility, USB 3.2 Gen 2x2 and its variants, MIPI M-Phy G4 with backward compatibility, PLL's (RO & LC) upto 16GHz with Spread Spectrum Clocking Generation, Reference clock PLL subsystems for PCIe, USB, MIPI Mphy, Ethernet SerDes, PVT compensated Resistor Termination, Current & Voltage bias circuitry.
Customer tape outs/road map IP tape outs of all these IPs are done/in-progress, expecting the Silicon Results by 3Q/4Q 2019.
These High Speed Serial Link IPs enable the system developers for edge computing, NOC ( network On Chip), Storage, AI, DL, 5G, big data and cognitive computing. Terminus Circuits IP portfolio enables it's customers to reach their PPA (Power, Performance, Area) requirement for their system level integration and for their USP ( Unique Selling Proposition).
About Terminus Circuits:
Founded in 2010, www.terminuscircuits.com, is the leading provider of protocol based high speed interconnects (PCIe, USB, MIPI, Ethernet SerDes) to OEM's for big data, AI, ML, Servers chips, 5G applications.
#PCIe #USB3.2 #MIPI MPhy #Ethernet SerDes #Big Data #5G #HPC #AL # DL
|
Terminus Circuits Hot IP
Single Lane and Quad Lane 16Gbps PCIe4.0 PHY IP in TSMC 28HPC process
Single Lane and Quad Lane 10Gbps USB3.1 PHY IP in GF 28SLP process
Single Lane and Quad Lane 10Gbps USB3.1 PHY IP in TSMC 55LP process
Single Lane and Quad Lane 10Gbps USB3.1 PHY IP in TSMC 28HPC process
Single Lane and Quad Lane 10Gbps USB3.1 PHY IP in TSMC 65GP process
Related News
- Terminus Circuits Brings Complete ASIC Solutions to DesignShare
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- True Circuits Introduces the JSPICE™ Design Environment (JDE™) at the Design Automation Conference
- Defacto now part of Arm's Partner Catalog
- GBT Receives Patent Grant Notification Covering its Integrated Circuits Reliability Verification Analysis and Auto-Correction Technology
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |