eSilicon to debut AI Accelerator software and a new chiplet model at Hot Chips 2019
New software maps high-level AI workloads to eSilicon’s neuASIC modular AI ASIC IP platform
August 15, 2019 -- San Jose, Calif. -- eSilicon, an independent provider of FinFET-class ASIC design, market-specific IP platforms and advanced 2.5D packaging solutions, will exhibit at Hot Chips 31.
eSilicon at Hot Chips 31
Introducing AI Accelerator Software
eSilicon’s 7nm FinFET neuASIC™ AI IP platform is a library of AI-specific tiles that can be configured to support an AI algorithm. eSilicon’s new AI Accelerator maps high-level AI workloads to the neuASIC platform and estimates PPA (power, performance, area) for the algorithm in the resultant silicon implementation.
neuASIC IP plus the AI Accelerator software allow design exploration of candidate architectures to ensure the design will be within the target specifications. This approach supports changes to the algorithm or the package.
eSilicon will be demonstrating AI Accelerator on Monday and Tuesday at its sponsor table.
AI Accelerator is available in IP Navigator, eSilicon’s IP exploration and evaluation tool, at no charge. A free eSilicon STAR account is required to access Navigator, which may be requested here.
Update on Chiplets
The idea of chiplets makes sense in terms of yield, cost and risk, but they haven’t really caught on. Is there a chiplet business model that works?
When & Where
Sunday-Tuesday, August 18-20, 2019
Memorial Auditorium, Stanford Campus
Palo Alto, California
Registration for the conference is still open online or on site during the event at the registration booth.
About eSilicon
eSilicon provides complex FinFET ASICs, market-specific IP platforms and advanced 2.5D packaging solutions. Our ASIC-proven, differentiating IP includes highly configurable 7nm 56G/112G SerDes plus networking-optimized 16/14/7nm FinFET IP platforms featuring HBM2 PHY, TCAM, specialized memory compilers and I/O libraries. Our neuASIC platform provides AI-specific IP and a modular design methodology to create adaptable, highly efficient AI ASICs. eSilicon serves the high-bandwidth networking, high-performance computing, AI and 5G infrastructure markets. www.esilicon.com
|
Related News
- AI Hardware Summit 2019: Booth-to-Booth eSilicon 58G DSP-Based SerDes Demonstration Over a Five-Meter Samtec Copper Cable
- Gyrfalcon's Cutting-edge Technology for Creating AI Accelerator Chips Commended by Frost & Sullivan
- Mentor's Veloce Strato emulation platform selected by Iluvatar CoreX for verification of AI chips and software
- Gyrfalcon Technology Introduces IP Licensing Model for Greater Customization for AI Chips from "Edge to Cloud"
- University of Western Australia Latest to Join the BrainChip University AI Accelerator Program
Breaking News
- Europe Leaps Ahead in Global AI Arms Race, Joining $20 Million Investment in NeuReality to Advance Affordable, Carbon-Neutral AI Data Centers
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- TSMC and Synopsys Bring Breakthrough NVIDIA Computational Lithography Platform to Production
- Kudelski IoT and Dolphin Design unite to accelerate secure ASIC and IP projects
Most Popular
- After TSMC fab in Japan, advanced packaging facility is next
- HBM3 Initially Exclusively Supplied by SK Hynix, Samsung Rallies Fast After AMD Validation, Says TrendForce
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- We'll Need Many More Fabs to Meet $1 Trillion by 2030 Goal
E-mail This Article | Printer-Friendly Page |