Creonic Demonstrates its Beyond 5G FEC IP at the EuCNC Conference
Kaiserslautern, Germany, Aug 22, 2019 – Creonic GmbH, a leader in communication IP cores, and the EU H2020 EPIC project consortium, including InterDigital and Technical University of Kaiserslautern, have participated in the EuCNC event to demonstrate beyond 5G wireless technology. The ultra-high throughput forward error correction (FEC) cores successfully demonstrated the capabilities of this new technology.
The results of these experiments showed relevant improvements to reach the assumed data rate requirements for the 6G technology, where it is expected to work in the “Terahertz bands” with throughputs in the range of Terabits-per-second.
In addition, the consortium presented a 100 Gb/s end-to-end length-1024 Polar code and an ultra-high throughput LDPC-CC code on FPGA technology. The encoder and decoder FEC IP cores show the highest performance when it comes to power consumption, data rates, and latency, which would benefit the beyond 5G technology users.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Creonic Launches 5G Product Line with Polar and LDPC FEC IP Cores
- Imec pioneers unique, low-power UWB receiver chip: 10x more resilient against Wi-Fi and (beyond) 5G interference
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
- TurboConcepts successfully completes research project FlexDEC-5G for designing FEC decoders for 5G
Breaking News
- After TSMC fab in Japan, advanced packaging facility is next
- A System On Module (SoM) developed by Electra IC: BitFlex-SPB-A7 FPGA SoM
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- QuickLogic and Zero-Error Systems Partner to Deliver Radiation-Tolerant eFPGA IP for Commercial Space Applications
Most Popular
- Former Moortec executives create chip monitor startup
- PrimisAI Unveils Premium Version of RapidGPT, Redefining Hardware Engineering
- Arteris Expands Ncore Cache Coherent Interconnect IP To Accelerate Leading-Edge Electronics Designs
- Arm Announces New Automotive Technologies to Accelerate Development of AI-enabled Vehicles by up to Two Years
- Arm's Broadest Ever Automotive Enhanced IP Portfolio Designed for the Future of Computing in Vehicles
E-mail This Article | Printer-Friendly Page |