Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Creonic Demonstrates its Beyond 5G FEC IP at the EuCNC Conference
Kaiserslautern, Germany, Aug 22, 2019 – Creonic GmbH, a leader in communication IP cores, and the EU H2020 EPIC project consortium, including InterDigital and Technical University of Kaiserslautern, have participated in the EuCNC event to demonstrate beyond 5G wireless technology. The ultra-high throughput forward error correction (FEC) cores successfully demonstrated the capabilities of this new technology.
The results of these experiments showed relevant improvements to reach the assumed data rate requirements for the 6G technology, where it is expected to work in the “Terahertz bands” with throughputs in the range of Terabits-per-second.
In addition, the consortium presented a 100 Gb/s end-to-end length-1024 Polar code and an ultra-high throughput LDPC-CC code on FPGA technology. The encoder and decoder FEC IP cores show the highest performance when it comes to power consumption, data rates, and latency, which would benefit the beyond 5G technology users.
About Creonic
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
|
Creonic Hot IP
Related News
- Creonic Launches 5G Product Line with Polar and LDPC FEC IP Cores
- Ceva and Sharp Collaborate on "Beyond 5G" IoT Terminals
- Imec pioneers unique, low-power UWB receiver chip: 10x more resilient against Wi-Fi and (beyond) 5G interference
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |