Sankalp Semiconductor to present technical paper at CDNLive Bangalore
Bangalore, India – August 23, 2019 - Sankalp Semiconductor a design service company offering comprehensive digital & mixed signal SoC solutions, will be presenting paper at CDNLive India 2019 during 28th & 29th August. The selected paper talks in depth on the “Statistical EM Budgeting for improved reliability in FinFet designs using Voltus”. The paper will cover the following key points
- Self-Heating & Aging
- Voltus & Voltus-Fi SEB flow
- Time Dependent Dielectric Breakdown (TDDB)
When: From 3:00 PM to 3:30 PM on 28th August 2019 Where: Radisson Blu Hotel, Bengaluru, India Contact: marcom@sankalpsemi.com
About CDNLive
CDNLive India brings together Cadence® technology users, developers, and industry experts for networking, sharing best practices on critical design and verification issues, and discovering new techniques for designing advanced silicon, SoCs, and systems that transform the way people live, work, and play.
https://www.cadence.com/content/cadence-www/global/en_US/home/cdnlive/india-2019.html
About Sankalp Semiconductor
Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including analog & mixed signal, digital, high-speed physical interface IP, Embedded Memory Compiler, IOs and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer, Networking, Wireless, IoT, Medical electronics and Foundry space. The company enables its customers to achieve their time-to-market window by delivering first time right silicon designs and engage with product engineering teams across the globe to design System-On-Chip. Sankalp Semiconductor is based in Palo Alto, California & Hubli, India with offices in USA, India, Canada, Germany, Malaysia and Japan. www.sankalpsemi.com
|
Related News
- Sankalp Semiconductor to present technical paper at CDNLive Bangalore
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
- Sankalp Semiconductor Opens Second Design Centre in Bangalore
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC China 2018
- Sankalp Semiconductor to Present & Exhibit at Design & Reuse IPSoC Santa Clara 2018
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |