English
SiFive: USB 3.1 SuperSpeed Plus Device Controller | USB IF Compliance Certified | Silicon Proven
NASA awards five 2019 SBIR/STTR Phase I research programs to Alphacore
Sept 4, 2019 -- Alphacore is please to announce it has received NASA awards for three SBIR and two STTR Phase 1 projects to continue innovative development of self-calibrating rad-hard DC-DC converters, higher power efficiency rad-hard receiver backends, versatile rad-hard digital readout integrated circuits (DROIC) for infrared imaging applications, a low-cost MEMS accelerometer reference chip for use of a comprehensive in-field calibration tool set, and High Performance Computing (HPC) analysis of Commercial Off-The-Shelf (COTS) parts for use in space electronics.
|
||||||
Related News
- Cadence Presented with Four 2019 TSMC Partner of the Year Awards
- Attopsemi Technology Presented "I-fuse: Dream OTP Finally Comes True" and won the best Innovative IP award on IP SoC 2019 China
- AI Hardware Summit 2019: Booth-to-Booth eSilicon 58G DSP-Based SerDes Demonstration Over a Five-Meter Samtec Copper Cable
- ISSCC 2019: eSilicon to present a paper and demonstrate 7nm 56G DSP SerDes operation over a five-meter cable assembly
- Cadence Encounter and Virtuoso Design Platforms Receive TSMC 20nm Phase I Certification
Breaking News
- Revenue Ranking of Global Top 10 IC Design Companies Shows U.S. Companies Having Divergent Performances in 3Q19, Says TrendForce
- Breker Verification Systems Launches Unique RISC-V TrekApp for Automated, High-Coverage System Integration Test Suite Synthesis
- CEA-Leti Builds Fully Integrated Bio-Inspired Neural Network with RRAM-Based Synapses & Analogue Spiking Neurons
- INSPECTOR diagnostic and debug platform passed the PCIe 4.0 compliance
- Aldec's new FPGA-based NVMe Data Storage Solution Targets High Performance Computing Applications
Most Popular
- Cobham Releases RISC-V Processor IP Core
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
- MediaTek selects Nucleus RTOS for next-generation modem technology
- Cobham Releases LEON5 Processor IP Core
- Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
|
E-mail This Article | 
|
|
Printer-Friendly Page |